Buffer implementation for proteo networks-on-chip

被引:0
|
作者
Saastamoinen, I [1 ]
Alho, M [1 ]
Nurmi, J [1 ]
机构
[1] Tampere Univ Technol, Inst Digital & Comp Syst, FIN-33101 Tampere, Finland
关键词
D O I
暂无
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
Proteo is a synthesizable packet switched NoC (Network-on-Chip) architecture which is built from a library of interconnect IP (Intellectual Property) blocks. The library includes two types of blocks: interfaces to the network and routing nodes, which are the building blocks of the actual communication structure. When it is necessary to store packets, they are placed in FIFO buffers in the interconnect IPs. Compared to the controf logic the buffers are functionally simple, but in networks they-consume, most of the silicon,area. However the smaller the buffers are; the bigger is the possibility that some traffic is lost. In this paper the properties of buffers are studied with a test networks. Gate-level estimates of area of the networks; were generated using 0.184 mum technology. Performance of the networks and utilization of buffers in the networks were studied by simulation. Simulation and synthesis show that there exists an optimal point where the product of the required silicon area and the required clock cycles of the simulation is minimized. Since buffers consumes most of the silicon area in the networks, the results show that it is necessary to adjust packet and buffer sizes, when an optimal cost/performance ratio of the network is desired.
引用
收藏
页码:113 / 116
页数:4
相关论文
共 50 条
  • [1] Optimizing Buffer Usage for Networks-on-Chip Design
    Yin, Shouyi
    Liu, Leibo
    Wei, Shaojun
    [J]. 2009 INTERNATIONAL CONFERENCE ON COMMUNICATIONS, CIRCUITS AND SYSTEMS PROCEEDINGS, VOLUMES I & II: COMMUNICATIONS, NETWORKS AND SIGNAL PROCESSING, VOL I/ELECTRONIC DEVICES, CIRUITS AND SYSTEMS, VOL II, 2009, : 981 - 985
  • [2] Queue modeling and implementation for networks-on-chip routers
    Elmiligi, Haytham
    El-Kharashi, M. Watheq
    Gebali, Fayez
    [J]. JOURNAL OF CIRCUITS SYSTEMS AND COMPUTERS, 2007, 16 (06) : 981 - 996
  • [3] Buffer planning for application-specific networks-on-chip design
    YIN ShouYi1
    2 National Laboratory for Information Science and Technology
    [J]. Science China(Information Sciences), 2009, (04) : 547 - 558
  • [4] Buffer planning for application-specific networks-on-chip design
    ShouYi Yin
    LeiBo Liu
    ShaoJun Wei
    [J]. Science in China Series F: Information Sciences, 2009, 52 : 547 - 558
  • [5] Buffer planning for application-specific networks-on-chip design
    YIN ShouYiLIU LeiBo WEI ShaoJun Institute of MicroelectronicsTsinghua UniversityBeijing China National Laboratory for Information Science and TechnologyTsinghua UniversityBeijing China
    [J]. ScienceinChina(SeriesF:InformationSciences)., 2009, 52 (04) - 558
  • [6] Application Specific Buffer Allocation for Wormhole Routing Networks-on-Chip
    Wang Liwei
    Cao Yang
    Li Xiaohui
    Zhu Xiaohu
    [J]. 2008 INTERNATIONAL CONFERENCE ON COMMUNICATIONS, CIRCUITS AND SYSTEMS PROCEEDINGS, VOLS 1 AND 2: VOL 1: COMMUNICATION THEORY AND SYSTEM, 2008, : 1312 - 1316
  • [7] Buffer planning for application-specific networks-on-chip design
    Yin ShouYi
    Liu LeiBo
    Wei ShaoJun
    [J]. SCIENCE IN CHINA SERIES F-INFORMATION SCIENCES, 2009, 52 (04): : 547 - 558
  • [8] Evaluation of energy and buffer aware application mapping for networks-on-chip
    Celik, Cokun
    Bazlamacci, Cuneyt F.
    [J]. MICROPROCESSORS AND MICROSYSTEMS, 2014, 38 (04) : 325 - 336
  • [9] Design and Implementation of a Dynamic Weight Arbiter for Networks-on-Chip
    Xu, Zhisheng
    Zhang, Su
    Ni, Wei
    Yang, Yanhui
    Bu, Jichun
    [J]. 2014 4TH IEEE INTERNATIONAL CONFERENCE ON INFORMATION SCIENCE AND TECHNOLOGY (ICIST), 2014, : 354 - 357
  • [10] A GA-based buffer allocation algorithm for networks-on-chip architecture
    School of Electronic Information, Wuhan University, Wuhan 430079, China
    不详
    [J]. Beijing Youdian Daxue Xuebao, 2009, 6 (19-23): : 19 - 23