共 50 条
- [1] Optimizing Buffer Usage for Networks-on-Chip Design [J]. 2009 INTERNATIONAL CONFERENCE ON COMMUNICATIONS, CIRCUITS AND SYSTEMS PROCEEDINGS, VOLUMES I & II: COMMUNICATIONS, NETWORKS AND SIGNAL PROCESSING, VOL I/ELECTRONIC DEVICES, CIRUITS AND SYSTEMS, VOL II, 2009, : 981 - 985
- [4] Buffer planning for application-specific networks-on-chip design [J]. Science in China Series F: Information Sciences, 2009, 52 : 547 - 558
- [6] Application Specific Buffer Allocation for Wormhole Routing Networks-on-Chip [J]. 2008 INTERNATIONAL CONFERENCE ON COMMUNICATIONS, CIRCUITS AND SYSTEMS PROCEEDINGS, VOLS 1 AND 2: VOL 1: COMMUNICATION THEORY AND SYSTEM, 2008, : 1312 - 1316
- [7] Buffer planning for application-specific networks-on-chip design [J]. SCIENCE IN CHINA SERIES F-INFORMATION SCIENCES, 2009, 52 (04): : 547 - 558
- [9] Design and Implementation of a Dynamic Weight Arbiter for Networks-on-Chip [J]. 2014 4TH IEEE INTERNATIONAL CONFERENCE ON INFORMATION SCIENCE AND TECHNOLOGY (ICIST), 2014, : 354 - 357
- [10] A GA-based buffer allocation algorithm for networks-on-chip architecture [J]. Beijing Youdian Daxue Xuebao, 2009, 6 (19-23): : 19 - 23