A GA-based buffer allocation algorithm for networks-on-chip architecture

被引：0
|
作者：
School of Electronic Information, Wuhan University, Wuhan 430079, China [1 ]
不详 [2 ]
机构：
来源：
Beijing Youdian Daxue Xuebao | 2009年 / 6卷 / 19-23期
关键词：
Network-on-chip;
D O I：
暂无
中图分类号：
学科分类号：
摘要：
引用
收藏
页码：19 / 23
相关论文
共 50 条
  • [31] An Energy efficient GA-based algorithm for clustering in wireless sensor networks
    Mazumdar, Nabajyoti
    Om, Hari
    FIRST INTERNATIONAL CONFERENCE ON EMERGING TRENDS IN ENGINEERING, TECHNOLOGY AND SCIENCE - ICETETS 2016, 2016,
  • [32] A Ga-based negative selection algorithm
    Gao, Xiao-Zhi
    Ovaska, Seppo Jari
    Wang, Xiaolei
    INTERNATIONAL JOURNAL OF INNOVATIVE COMPUTING INFORMATION AND CONTROL, 2008, 4 (04): : 971 - 979
  • [33] User-aware dynamic task allocation in Networks-on-Chip
    Chou, Chen-Ling
    Marculescu, Radu
    2008 DESIGN, AUTOMATION AND TEST IN EUROPE, VOLS 1-3, 2008, : 1074 - 1079
  • [34] Exploring a New Adaptive Routing Based on the Dijkstra Algorithm in Optical Networks-on-Chip
    Zheng, Yan-Li
    Song, Ting-Ting
    Chai, Jun-Xiong
    Yang, Xiao-Ping
    Yu, Meng-Meng
    Zhu, Yun-Chao
    Liu, Yong
    Xie, Yi-Yuan
    MICROMACHINES, 2021, 12 (01)
  • [35] SaHNoC: an optimal energy efficient hybrid networks-on-chip architecture
    Alagarsamy, Aravindhan
    Mahilmaran, Sundarakannan
    Gopalakrishnan, Lakshminarayanan
    Ko, Seok-Bum
    JOURNAL OF SUPERCOMPUTING, 2023, 79 (06): : 6538 - 6559
  • [36] A new test scheduling algorithm based on Networks-on-Chip as Test Access Mechanisms
    Amory, Alexandre M.
    Lazzari, Cristiano
    Lubaszewski, Marcelo S.
    Moraes, Fernando G.
    JOURNAL OF PARALLEL AND DISTRIBUTED COMPUTING, 2011, 71 (05) : 675 - 686
  • [37] Arbitrated IP Core Based Dynamic Task Mapping Algorithm for Networks-on-Chip
    Kumar, Arvind
    Johari, Suchi
    Sehgal, Vivek Kumar
    PROCEEDINGS 7TH INTERNATIONAL CONFERENCE ON COMPUTATIONAL INTELLIGENCE, COMMUNICATION SYSTEMS AND NETWORKS CICSYN 2015, 2015, : 188 - 193
  • [38] SaHNoC: an optimal energy efficient hybrid networks-on-chip architecture
    Aravindhan Alagarsamy
    Sundarakannan Mahilmaran
    Lakshminarayanan Gopalakrishnan
    Seok-Bum Ko
    The Journal of Supercomputing, 2023, 79 : 6538 - 6559
  • [39] Analyzing Networks-on-Chip based Deep Neural Networks
    Ascia, Giuseppe
    Catania, Vincenzo
    Monteleone, Salvatore
    Palesi, Maurizio
    Patti, Davide
    Jose, John
    PROCEEDINGS OF THE 13TH IEEE/ACM INTERNATIONAL SYMPOSIUM ON NETWORKS-ON-CHIP (NOCS'19), 2019,
  • [40] Implementation of a design-for-test architecture for asynchronous Networks-on-Chip
    Tran, Xuan-Tu
    Durupt, Jean
    Thonnart, Yvain
    Bertrand, Francois
    Beroulle, Vincent
    Robach, Chantal
    NOCS 2007: FIRST INTERNATIONAL SYMPOSIUM ON NETWORKS-ON-CHIP, PROCEEDINGS, 2007, : 216 - 216
12345