Trends in high-performance, low-power processor architectures

被引：0
|
作者：
Murakami, Kazuaki [1 ]
Magoshi, Hidetaka [1 ]
机构：
[1] Kyushu Univ, Fukuoka-shi, Japan
来源：
IEICE Transactions on Electronics | 2001年 / 02期
关键词：
Computer architecture - Multimedia systems;
D O I：
暂无
中图分类号：
学科分类号：
摘要：
This paper briefly surveys architectural technologies of recent or future high-performance, low-power processors for improving the performance and power/energy consumption simultaneously. Achieving both high performance and low power at the same time imposes a lot of challenges on processor design, and therefore gives us a lot of opportunities for devising new technologies. The paper also tries to provide some insights into the technology, direction in future.
引用
收藏
页码：131 / 137
相关论文
共 50 条
  • [31] Low-power and High-performance 5:2 Compressors
    Najafi, Amir
    Najafi, Ardalan
    Mirzakuchaki, Sattar
    2014 22ND IRANIAN CONFERENCE ON ELECTRICAL ENGINEERING (ICEE), 2014, : 33 - 37
  • [32] DIFFERENTIAL CURRENT SWITCH - HIGH-PERFORMANCE AT LOW-POWER
    EICHELBERGER, EB
    BELLO, SE
    IBM JOURNAL OF RESEARCH AND DEVELOPMENT, 1991, 35 (03) : 313 - 320
  • [33] CPUs target low-power, high-performance apps
    Electronic Design, 2001, 49 (22)
  • [34] NEDA: A low-power high-performance DCT architecture
    Shams, AM
    Chidanandan, A
    Pan, W
    Bayoumi, MA
    IEEE TRANSACTIONS ON SIGNAL PROCESSING, 2006, 54 (03) : 955 - 964
  • [35] A High-Performance, Low-Power Linear Algebra Core
    Pedram, Ardavan
    Gerstlauer, Andreas
    van de Geijn, Robert A.
    ASAP 2011 - 22ND IEEE INTERNATIONAL CONFERENCE ON APPLICATION-SPECIFIC SYSTEMS, ARCHITECTURES AND PROCESSORS (ASAP 2011), 2011, : 35 - 42
  • [36] Designing low-power/high-performance handheld systems
    Ribeiro, M
    ELECTRONIC DESIGN, 1998, 46 (22) : 96H - 96H
  • [37] Targeted processor architectures for high-performance controller implementation
    Jones, S
    Goodall, R
    Gooch, M
    CONTROL ENGINEERING PRACTICE, 1998, 6 (07) : 867 - 878
  • [38] Targeted processor architectures for high-performance controller implementation
    Gooch, M
    Jones, S
    Goodall, R
    ALGORITHMS AND ARCHITECTURES FOR REAL-TIME CONTROL 1997, 1997, : 43 - 48
  • [39] A low-power high-performance digital predistorter for wideband power amplifiers
    Manyam V.N.
    Pham D.-K.G.
    Jabbour C.
    Desgreys P.
    Analog Integrated Circuits and Signal Processing, 2018, 97 (03) : 483 - 492
  • [40] A high-performance low-power 2-D 8 x 8 IDCT processor with asynchronous pipeline
    Xu, M
    Jian, G
    Jie, C
    2005 6TH INTERNATIONAL CONFERENCE ON ASIC PROCEEDINGS, BOOKS 1 AND 2, 2005, : 290 - 293
12345