共 50 条
- [41] Compressed ROM high speed direct digital frequency synthesizer architecture 17th ICM 2005: 2005 International Conference on Microelectronics, Proceedings, 2005, : 36 - 39
- [42] Implementation of Low Power Compressed ROM for Direct Digital Frequency Synthesizer 2014 IEEE INTERNATIONAL CONFERENCE ON SEMICONDUCTOR ELECTRONICS (ICSE), 2014, : 309 - 312
- [43] A 1-GHz Direct Digital Frequency Synthesizer in an FPGA 2014 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS (ISCAS), 2014, : 329 - 332
- [44] A direct digital frequency synthesizer based on CORDIC algorithm implemented with FPGA 2003 5TH INTERNATIONAL CONFERENCE ON ASIC, VOLS 1 AND 2, PROCEEDINGS, 2003, : 832 - 835
- [45] A pipelined ROM-less architecture for sine-output direct digital frequency synthesizers using the second-order parabolic approximation IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II-ANALOG AND DIGITAL SIGNAL PROCESSING, 2001, 48 (09): : 850 - 857
- [46] The Design of Direct Digital Synthesizer Based On Cordic Algorithm and FPGA Implementation PROCEEDINGS OF THE 2016 INTERNATIONAL CONFERENCE ON COMPUTER ENGINEERING, INFORMATION SCIENCE & APPLICATION TECHNOLOGY (ICCIA 2016), 2016, 56 : 122 - 126
- [47] An Efficient ROM Compression Technique for Linear-Interpolated Direct Digital Frequency Synthesizer 2014 IEEE INTERNATIONAL CONFERENCE ON SEMICONDUCTOR ELECTRONICS (ICSE), 2014, : 182 - 185
- [48] A novel architecture for ROM-less sine-output direct digital frequency synthesizers by using the 2nd-order parabolic approximation PROCEEDINGS OF THE 2000 IEEE/EIA INTERNATIONAL FREQUENCY CONTROL SYMPOSIUM & EXHIBITION, 2000, : 284 - 289
- [49] JUMP-STARTING A ROM-LESS MICROCONTROLLER ELECTRONICS WORLD & WIRELESS WORLD, 1995, (1707): : 128 - 128