A|RT of optimizing designs for minimum FPGA size

被引:0
|
作者
Neale, Ron
机构
来源
Electronic Engineering (London) | 2000年 / 72卷 / 879期
关键词
D O I
暂无
中图分类号
学科分类号
摘要
引用
收藏
页码:83 / 84
相关论文
共 50 条
  • [32] Predictability in RT-Level designs
    Srivastava, A
    Kursun, E
    Sarrafzadeh, M
    JOURNAL OF CIRCUITS SYSTEMS AND COMPUTERS, 2002, 11 (04) : 323 - 332
  • [33] Optimizing Packet Classification on FPGA
    Kekely, Michal
    Korenek, Jan
    2023 26TH INTERNATIONAL SYMPOSIUM ON DESIGN AND DIAGNOSTICS OF ELECTRONIC CIRCUITS AND SYSTEMS, DDECS, 2023, : 7 - 12
  • [34] FPGA Trust Zone: Incorporating Trust and Reliability into FPGA designs
    Jyothi, Vinayaka
    Thoonoli, Manasa
    Stern, Richard
    Karri, Ramesh
    PROCEEDINGS OF THE 34TH IEEE INTERNATIONAL CONFERENCE ON COMPUTER DESIGN (ICCD), 2016, : 600 - 605
  • [35] The minimum number of blocks in pairwise balanced designs with maximum block size 4: the final cases
    Gruettmueller, Martin
    Roberts, Ian T.
    D'Arcy, Sue
    Egan, Judith
    AUSTRALASIAN JOURNAL OF COMBINATORICS, 2006, 36 : 303 - 313
  • [36] Exploring FPGA designs for MX and beyond
    Samson, Ebby
    Mellempudi, Naveen
    Luk, Wayne
    Constantinides, George A.
    2024 34TH INTERNATIONAL CONFERENCE ON FIELD-PROGRAMMABLE LOGIC AND APPLICATIONS, FPL 2024, 2024, : 304 - 310
  • [37] Efficient Designs of Multiported Memory on FPGA
    Lai, Bo-Cheng Charles
    Lin, Jiun-Liang
    IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, 2017, 25 (01) : 139 - 150
  • [38] CONVERTING PLD AND FPGA DESIGNS TO ASICS
    MYRVAAGNES, R
    ELECTRONIC PRODUCTS MAGAZINE, 1992, 34 (09): : 21 - 25
  • [39] Immuno-repairing of FPGA designs
    Montealegre, Norma
    Rammig, Franz J.
    BIOLOGICALLY-INSPIRED COLLABORATIVE COMPUTING, 2008, 268 : 137 - 149
  • [40] A clocking technique for FPGA pipelined designs
    Cadenas, O
    Megson, G
    JOURNAL OF SYSTEMS ARCHITECTURE, 2004, 50 (11) : 687 - 696