A|RT of optimizing designs for minimum FPGA size

被引：0
|
作者：
Neale, Ron
机构：
来源：
Electronic Engineering (London) | 2000年 / 72卷 / 879期
关键词：
D O I：
暂无
中图分类号：
学科分类号：
摘要：
引用
收藏
页码：83 / 84
相关论文
共 50 条
  • [41] FPGA Designs with Optimized Logarithmic Arithmetic
    Fu, Haohuan
    Mencer, Oskar
    Luk, Wayne
    IEEE TRANSACTIONS ON COMPUTERS, 2010, 59 (07) : 1000 - 1006
  • [42] Automated FPGA Implementations of BIP Designs
    Safieddine, Maya H.
    Zaraket, Fadi A.
    Jaber, Mohamad
    Kanj, Rouwaida
    Saghir, Mazen A. R.
    2016 11TH IEEE INTERNATIONAL SYMPOSIUM ON INDUSTRIAL EMBEDDED SYSTEMS (SIES), 2016,
  • [43] Creating quasistatic, parameterized FPGA designs
    Pletinckx, J
    Vlaminck, R
    Vandewege, J
    EDN, 2003, 48 (17) : 69 - +
  • [44] Improvement of pipelines implementation in FPGA designs
    Thirer, Nonel
    David, Yitzhak
    Zedaka, I. Baal
    Efron, Uzi
    INFRARED AND PHOTOELECTRONIC IMAGERS AND DETECTOR DEVICES II, 2006, 6294
  • [45] Group Divisible Designs with Block Size Four and Group Type gum1 with Minimum m
    Gennian Ge
    Alan C. H. Ling
    Designs, Codes and Cryptography, 2005, 34 : 117 - 126
  • [46] MINIMUM SAMPLE-SIZE ESTIMATION TO DETECT GENE ENVIRONMENT INTERACTION IN CASE-CONTROL DESIGNS
    HWANG, SJ
    BEATY, TH
    LIANG, KY
    CORESH, J
    KHOURY, MJ
    AMERICAN JOURNAL OF EPIDEMIOLOGY, 1994, 140 (11) : 1029 - 1037
  • [47] Algebraic generation of minimum size orthogonal fractional factorial designs: an approach based on integer linear programming
    Roberto Fontana
    Computational Statistics, 2013, 28 : 241 - 253
  • [48] Group divisible designs with block size four and group type gum1 with minimum m
    Ge, GN
    Ling, ACH
    DESIGNS CODES AND CRYPTOGRAPHY, 2005, 34 (01) : 117 - 126
  • [49] Algebraic generation of minimum size orthogonal fractional factorial designs: an approach based on integer linear programming
    Fontana, Roberto
    COMPUTATIONAL STATISTICS, 2013, 28 (01) : 241 - 253
  • [50] A RT level verification method for SoC designs
    Wadekar, SA
    IEEE INTERNATIONAL SOC CONFERENCE, PROCEEDINGS, 2003, : 29 - 32
12345