共 50 条
- [45] Challenges to accuracy for the design of deep-submicron RF-CMOS circuits PROCEEDINGS OF THE ASP-DAC 2007, 2007, : 438 - 441
- [47] Soft-error rate testing of deep-submicron integrated circuits ETS 2006: ELEVENTH IEEE EUROPEAN TEST SYMPOSIUM, PROCEEDINGS, 2006, : 247 - +
- [48] Possibilities and limitations of IDDQ testing in submicron CMOS IEEE TRANSACTIONS ON COMPONENTS PACKAGING AND MANUFACTURING TECHNOLOGY PART B-ADVANCED PACKAGING, 1998, 21 (04): : 352 - 359
- [49] IDDQ testing of submicron CMOS-by cooling? JOURNAL OF ELECTRONIC TESTING-THEORY AND APPLICATIONS, 2000, 16 (05): : 453 - 461
- [50] Scaling of InGaAs MOSFETs into deep-submicron GRAPHENE, GE/III-V, AND EMERGING MATERIALS FOR POST-CMOS APPLICATIONS 2, 2010, 28 (05): : 185 - 201