IDDQ testing for deep-submicron ICs: Challenges and solutions

被引:1
|
作者
Chen, Zhanping
Wei, Liqiong
Keshavarzi, Ali
Roy, Kaushik
机构
[1] Purdue University, United States
[2] Intel, MS RA1-305, 5200 NE Elam Young Parkway, Hillsboro, OR 97124, United States
来源
IEEE Design and Test of Computers | 2002年 / 19卷 / 02期
关键词
Drain induced barrier lowering - Gate induced drain leakage - Hot carrier injection - Quiescent power supply current - Vector control technique;
D O I
10.1109/54.990439
中图分类号
学科分类号
摘要
(Edited Abstract)
引用
收藏
页码:24 / 33
相关论文
共 50 条
  • [41] Eliminate deep-submicron noise
    Moretti, G
    EDN, 2000, 45 (11) : 20 - 20
  • [42] A deep-submicron Steiner tree
    Erzin, AI
    Cho, JD
    MATHEMATICAL AND COMPUTER MODELLING, 2000, 31 (6-7) : 215 - 226
  • [43] DEEP-SUBMICRON MODELING TOOLS
    CROW, AM
    COLLEY, J
    ELECTRONIC PRODUCT DESIGN, 1994, 15 (11): : 24 - &
  • [44] Deep-submicron technology comparisons
    Payne, R
    COMPUTER DESIGN, 1996, 35 (01): : 143 - &
  • [45] Challenges to accuracy for the design of deep-submicron RF-CMOS circuits
    Yoshitomi, Sadayuki
    PROCEEDINGS OF THE ASP-DAC 2007, 2007, : 438 - 441
  • [47] Soft-error rate testing of deep-submicron integrated circuits
    Heijmen, Tino
    Nieuwland, Andre
    ETS 2006: ELEVENTH IEEE EUROPEAN TEST SYMPOSIUM, PROCEEDINGS, 2006, : 247 - +
  • [48] Possibilities and limitations of IDDQ testing in submicron CMOS
    Figueras, J
    Ferre, A
    IEEE TRANSACTIONS ON COMPONENTS PACKAGING AND MANUFACTURING TECHNOLOGY PART B-ADVANCED PACKAGING, 1998, 21 (04): : 352 - 359
  • [49] IDDQ testing of submicron CMOS-by cooling?
    Rencz, M
    Székely, V
    Török, S
    Torki, K
    Courtois, B
    JOURNAL OF ELECTRONIC TESTING-THEORY AND APPLICATIONS, 2000, 16 (05): : 453 - 461
  • [50] Scaling of InGaAs MOSFETs into deep-submicron
    Wu, Yanqing
    Ye, Peide D.
    GRAPHENE, GE/III-V, AND EMERGING MATERIALS FOR POST-CMOS APPLICATIONS 2, 2010, 28 (05): : 185 - 201