IDDQ testing for deep-submicron ICs: Challenges and solutions

被引：1
|
作者：
Chen, Zhanping
Wei, Liqiong
Keshavarzi, Ali
Roy, Kaushik
机构：
[1] Purdue University, United States
[2] Intel, MS RA1-305, 5200 NE Elam Young Parkway, Hillsboro, OR 97124, United States
来源：
IEEE Design and Test of Computers | 2002年 / 19卷 / 02期
关键词：
Drain induced barrier lowering - Gate induced drain leakage - Hot carrier injection - Quiescent power supply current - Vector control technique;
D O I：
10.1109/54.990439
中图分类号：
学科分类号：
摘要：
(Edited Abstract)
引用
收藏
页码：24 / 33
相关论文
共 50 条
  • [21] Challenges in the design of PLLS in deep-submicron technology
    Khalil, Waleed
    Bakkaloglu, Bertan
    RADIO DESIGN IN NANOMETER TECHNOLOGIES, 2006, : 241 - 285
  • [22] Requirements for practical IDDQ testing of deep submicron circuits
    Walker, DMH
    2000 IEEE INTERNATIONAL WORKSHOP ON DEFECT BASED TESTING, PROCEEDINGS, 2000, : 15 - 20
  • [23] Extending the viability of IDDQ testing in the deep submicron era
    Tsiatouhas, Y
    Haniotakis, T
    Nicolos, D
    Arapoyanni, A
    PROCEEDING OF THE 2002 3RD INTERNATIONAL SYMPOSIUM ON QUALITY ELECTRONIC DESIGN, 2002, : 100 - 105
  • [24] A new scheme for effective IDDQ testing in deep submicron
    Tsiatouhas, Y
    Moisiadis, Y
    Haniotakis, T
    Nikolos, D
    Arapoyanni, A
    2000 IEEE INTERNATIONAL WORKSHOP ON DEFECT BASED TESTING, PROCEEDINGS, 2000, : 9 - 14
  • [25] IN DEEP WITH DEEP-SUBMICRON
    LEIBSON, SH
    EDN, 1995, 40 (18) : 11 - 11
  • [26] RULES-BASED TOOLS HELP DESIGNERS WITH DEEP-SUBMICRON ICS
    DONLIN, M
    COMPUTER DESIGN, 1995, 34 (05): : 46 - 48
  • [27] EDA EFFORTS FUNNEL INTO MIXED-SIGNAL, DEEP-SUBMICRON ICS
    MALINIAK, L
    ELECTRONIC DESIGN, 1995, 43 (09) : 64 - &
  • [28] Is IDDQ testing not applicable for deep submicron VLSI in year 2011?
    Lu, CW
    Lee, CL
    Su, CC
    Chen, JE
    PROCEEDINGS OF THE NINTH ASIAN TEST SYMPOSIUM (ATS 2000), 2000, : 338 - 341
  • [29] An Intelligent Analysis of Iddq Data for Chip Classification in Very Deep-Submicron (VDSM) CMOS Technology
    Chang, Chia-Ling
    Chang, Chia-Ching
    Chan, Hui-Ling
    Wen, Charles H. -P.
    Bhadra, Jayanta
    2012 17TH ASIA AND SOUTH PACIFIC DESIGN AUTOMATION CONFERENCE (ASP-DAC), 2012, : 163 - 168
  • [30] Current-based testing for deep-submicron VLSIs
    Sachdev, M
    IEEE DESIGN & TEST OF COMPUTERS, 2001, 18 (02): : 76 - 84
12345