The hardware design for a genetic algorithm accelerator for packet scheduling problems

被引：0
|
作者：
Lee, Yang-Han [1 ]
Jan, Yih-Guang [1 ]
Chou, Yun-Hsih [2 ]
Tseng, Hsien-Wei [1 ]
Chuang, Ming-Hsueh [1 ]
Sheu, Shiann-Tsong [3 ]
Chuang, Yue-Ru [1 ]
Shen, Jei-Jung [1 ]
Fan, Chun-Chieh [4 ]
机构：
[1] Department of Electrical Engineering, Tamkang University, Tamsui, 251, Taiwan
[2] Department of Electronic Engineering, St. John's University, Tamsui, 251, Taiwan
[3] Department of Communication Engineering, National Central University, Taoyuan, 320, Taiwan
[4] Department of Computer and Communication Engineering, St. John's University, Tamsui, 251, Taiwan
来源：
Tamkang Journal of Science and Engineering | 2008年 / 11卷 / 02期
关键词：
D O I：
暂无
中图分类号：
学科分类号：
摘要：
引用
收藏
页码：165 / 174
相关论文
共 50 条
  • [21] Hardware/Software Co-design for Evolvable Hardware by Genetic Algorithm
    Shang, Qianyi
    Chen, Lijun
    Tong, Ruoxiong
    PROCEEDINGS OF 2020 IEEE INTERNATIONAL CONFERENCE ON ARTIFICIAL INTELLIGENCE AND INFORMATION SYSTEMS (ICAIIS), 2020, : 306 - 309
  • [22] Hardware Design of Cryptographic Accelerator
    Hulic, Michal
    Vokorokos, Liberios
    Adam, Norbert
    Fecil'ak, Peter
    2018 IEEE 16TH WORLD SYMPOSIUM ON APPLIED MACHINE INTELLIGENCE AND INFORMATICS (SAMI 2018): DEDICATED TO THE MEMORY OF PIONEER OF ROBOTICS ANTAL (TONY) K. BEJCZY, 2018, : 201 - 206
  • [23] PSPAT: Software packet scheduling at hardware speed
    Rizzo, Luigi
    Valente, Paolo
    Lettierri, Giuseppe
    Maffione, Vincenzo
    COMPUTER COMMUNICATIONS, 2018, 120 : 32 - 45
  • [24] Architecture and hardware for scheduling gigabit packet streams
    Krishnamurthy, R
    Yalamanchili, S
    Schwan, K
    West, R
    HOT INTERCONNECTS 10, 2002, : 52 - 61
  • [25] Hardware design of a new genetic based disk scheduling method
    Rahmani, Hossein
    Bonyadi, Mohammad Reza
    Momeni, Amir
    Moghaddam, Mohsen Ebrahimi
    Abbaspour, Maghsoud
    REAL-TIME SYSTEMS, 2011, 47 (01) : 41 - 71
  • [26] Hardware design of a new genetic based disk scheduling method
    Hossein Rahmani
    Mohammad Reza Bonyadi
    Amir Momeni
    Mohsen Ebrahimi Moghaddam
    Maghsoud Abbaspour
    Real-Time Systems, 2011, 47 : 41 - 71
  • [27] Hardware accelerator for subgraph isomorphism problems
    Ichikawa, S
    Udorn, L
    Konishi, K
    2000 IEEE SYMPOSIUM ON FIELD-PROGRAMMABLE CUSTOM COMPUTING MACHINES, PROCEEDINGS, 2000, : 283 - 284
  • [28] An iterative algorithm for hardware-software partitioning, hardware design space exploration and scheduling
    Chatha, KS
    Vemuri, R
    DESIGN AUTOMATION FOR EMBEDDED SYSTEMS, 2000, 5 (3-4) : 281 - 293
  • [29] An Iterative Algorithm for Hardware-Software Partitioning, Hardware Design Space Exploration and Scheduling
    Karam S. Chatha
    Ranga Vemuri
    Design Automation for Embedded Systems, 2000, 5 : 281 - 293
  • [30] An Efficient Hardware Accelerator for the MUSIC Algorithm
    Chen, Hui
    Chen, Kai
    Cheng, Kaifeng
    Chen, Qinyu
    Fu, Yuxiang
    Li, Li
    ELECTRONICS, 2019, 8 (05):
12345