A 2 GHz network-on-chip communication unit for multi-core microprocessors

被引：0
|
作者：
机构：
[1] Zhou, Hong-Wei
[2] Zhang, Li-Xia
[3] Dou, Qiang
[4] Li, Yong-Jin
[5] Yan, Xiao-Bo
[6] Zhang, Ying
来源：
Zhou, H.-W. (hongw.zhou@gmail.com) | 1600年 / Hunan University卷 / 40期
关键词：
Compendex;
D O I：
暂无
中图分类号：
学科分类号：
摘要：
Network-on-chip
引用
收藏
相关论文
共 50 条
  • [31] Redsharc: A Programming Model and On-Chip Network for Multi-Core Systems on a Programmable Chip
    Kritikos, WilliamV.
    Schmidt, Andrew G.
    Sass, Ron
    Anderson, Erik K.
    French, Matthew
    INTERNATIONAL JOURNAL OF RECONFIGURABLE COMPUTING, 2012, 2012
  • [32] Multi-core Image Processing System using Network on Chip Interconnect
    Joshi, Jonathan
    Karandikar, Kedar
    Bade, Sharad
    Bodke, Mandar
    Adyanthaya, Rohan
    Ahirwal, Balkrishan
    2007 50TH MIDWEST SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOLS 1-3, 2007, : 1011 - +
  • [33] A FAST MULTI-CORE VIRTUAL PLATFORM FOR PERFORMANCE EVALUATION OF NETWORK ON CHIP
    Ma, Xichao
    Zhou, Haijie
    Wang, Zongyan
    Yu, Zhiyi
    Zeng, Xiaoyang
    2014 12TH IEEE INTERNATIONAL CONFERENCE ON SOLID-STATE AND INTEGRATED CIRCUIT TECHNOLOGY (ICSICT), 2014,
  • [34] Effective On-Chip Communication for Message Passing Programs on Multi-Core Processors
    Huh, Joonmoo
    Lee, Deokwoo
    ELECTRONICS, 2021, 10 (21)
  • [35] An on-chip communication mechanism design in the embedded heterogeneous multi-core architecture
    Yan, Like
    Shi, Qingsong
    Chen, Tianzhou
    Chen, Guobing
    PROCEEDINGS OF 2008 IEEE INTERNATIONAL CONFERENCE ON NETWORKING, SENSING AND CONTROL, VOLS 1 AND 2, 2008, : 1842 - 1845
  • [36] Network Group Partition and Core Placement Optimization for Neuromorphic Multi-Core and Multi-Chip Systems
    Yang, Yukuan
    Fan, Qihang
    Yan, Tianyi
    Pei, Jing
    Li, Guoqi
    IEEE TRANSACTIONS ON EMERGING TOPICS IN COMPUTATIONAL INTELLIGENCE, 2024, 8 (06): : 1 - 16
  • [37] Communication Power Optimization for Network-on-Chip Architectures
    Shin, Dongkun
    Kim, Jihong
    JOURNAL OF LOW POWER ELECTRONICS, 2006, 2 (02) : 165 - 176
  • [38] Multi-TAP Architecture for IP Core Testing and Debugging on Network-On-Chip
    Rajagopal, R. S.
    Nadi, M. S.
    Ooi, C. Y.
    Marsono, M. N.
    2011 IEEE REGION 10 CONFERENCE TENCON 2011, 2011, : 697 - 700
  • [39] A reconfigurable network-on-chip architecture for optimal multi-processor SoC communication
    Rana V.
    Atienza D.
    Santambrogio M.D.
    Sciuto D.
    De Micheli G.
    IFIP Advances in Information and Communication Technology, 2010, 313 : 232 - 250
  • [40] A Reconfigurable Network-on-Chip Architecture for Optimal Multi-Processor SoC Communication
    Rana, Vincenzo
    Atienza, David
    Santambrogio, Marco Domenico
    Sciuto, Donatella
    De Micheli, Giovanni
    VLSI-SOC: DESIGN METHODOLOGIES FOR SOC AND SIP, 2010, 313 : 232 - +
12345