A 2 GHz network-on-chip communication unit for multi-core microprocessors

被引：0
|
作者：
机构：
[1] Zhou, Hong-Wei
[2] Zhang, Li-Xia
[3] Dou, Qiang
[4] Li, Yong-Jin
[5] Yan, Xiao-Bo
[6] Zhang, Ying
来源：
Zhou, H.-W. (hongw.zhou@gmail.com) | 1600年 / Hunan University卷 / 40期
关键词：
Compendex;
D O I：
暂无
中图分类号：
学科分类号：
摘要：
Network-on-chip
引用
收藏
相关论文
共 50 条
  • [11] A Soft Error Tolerant Network-on-Chip Router Pipeline for Multi-Core Systems
    Poluri, Pavan
    Louri, Ahmed
    IEEE COMPUTER ARCHITECTURE LETTERS, 2015, 14 (02) : 107 - 110
  • [12] An Efficient Hardware Implementation of DVFS in Multi-Core System with Wireless Network-on-Chip
    Mondal, Hemanta Kumar
    Harsha, Gade Narayana Sri
    Deb, Sujay
    2014 IEEE COMPUTER SOCIETY ANNUAL SYMPOSIUM ON VLSI (ISVLSI), 2014, : 185 - 190
  • [13] Multi-core microprocessors
    Rajaraman V.
    Resonance, 2017, 22 (12) : 1175 - 1192
  • [14] Architecting Reliable Multi-core Network-on-Chip for Small Scale Processing Technology
    Fu, Xin
    Li, Tao
    Fortes, Jose A. B.
    2010 IEEE-IFIP INTERNATIONAL CONFERENCE ON DEPENDABLE SYSTEMS AND NETWORKS DSN, 2010, : 111 - 120
  • [15] A Low Energy Network-on-Chip Fabric for 3-D Multi-Core Architectures
    Nandakumar, Vivek S.
    Marek-Sadowska, Malgorzata
    IEEE JOURNAL ON EMERGING AND SELECTED TOPICS IN CIRCUITS AND SYSTEMS, 2012, 2 (02) : 266 - 277
  • [16] Task mapping and scheduling for network-on-chip based multi-core platform with transient faults
    Chatterjee, Navonil
    Paul, Suraj
    Chattopadhyay, Santanu
    JOURNAL OF SYSTEMS ARCHITECTURE, 2018, 83 : 34 - 56
  • [17] Unified Testing and Security Framework for Wireless Network-on-Chip Enabled Multi-Core Chips
    Vashist, Abhishek
    Keats, Andrew
    Dinakarrao, Sai Manoj Pudukotai
    Ganguly, Amlan
    ACM TRANSACTIONS ON EMBEDDED COMPUTING SYSTEMS, 2019, 18 (05)
  • [18] A shared matrix unit for a chip multi-core processor
    Soliman, Mostafa I.
    Al-Junaid, Abdulmajid F.
    JOURNAL OF PARALLEL AND DISTRIBUTED COMPUTING, 2013, 73 (08) : 1146 - 1156
  • [19] A 4.9 mW Neural Network Task Scheduler for Congestion-minimized Network-on-Chip in Multi-core Systems
    Kim, Youchang
    Kim, Gyeonghoon
    Hong, Injoon
    Kim, Donghyun
    Yoo, Hoi-Jun
    2014 IEEE ASIAN SOLID-STATE CIRCUITS CONFERENCE (A-SSCC), 2014, : 213 - 216
  • [20] Deadline and energy aware dynamic task mapping and scheduling for Network-on-Chip based multi-core platform
    Chatterjee, Navonil
    Paul, Suraj
    Mukherjee, Priyajit
    Chattopadhyay, Santanu
    JOURNAL OF SYSTEMS ARCHITECTURE, 2017, 74 : 61 - 77
12345