Level D data reuse integer motion estimation VLSI architecture for H.264/AVC

被引：0
|
作者：
Zheng, Zhao-Qing [1 ]
Sang, Hong-Shi [1 ]
Huang, Wei-Feng [1 ]
Shen, Xu-Bang [1 ]
机构：
[1] Institute for Pattern Recognition and Artificial Intelligence, Huazhong University of Science and Technology, Wuhan 430074, China
来源：
Tien Tzu Hsueh Pao/Acta Electronica Sinica | 2007年 / 35卷 / 10期
关键词：
D O I：
暂无
中图分类号：
学科分类号：
摘要：
引用
收藏
页码：1921 / 1926
相关论文
共 50 条
  • [21] A pipelined hardware architecture for motion estimation of H.264/AVC
    Lee, SJ
    Kim, CG
    Kim, SD
    ADVANCES IN COMPUTER SYSTEMS ARCHITECTURE, PROCEEDINGS, 2005, 3740 : 79 - 89
  • [22] Novel VLSI architecture of motion estimation for H.264 standard
    Li, X
    Chopra, R
    Hsu, KW
    IEEE INTERNATIONAL SOC CONFERENCE, PROCEEDINGS, 2005, : 117 - 118
  • [23] RATE-DISTORTION-COMPLEXITY OPTIMIZATION FOR VLSI IMPLEMENTATION OF INTEGER MOTION ESTIMATION IN H.264/AVC ENCODER
    Aminlou, Alireza
    NajafiHaghi, Zahra
    Namaki-Shoushtari, Majid
    Hashemi, Mahmoud Reza
    2011 IEEE INTERNATIONAL CONFERENCE ON MULTIMEDIA AND EXPO (ICME), 2011,
  • [24] VLSI architecture designs for effective H.264/AVC variable block-size motion estimation
    Tsai, An-Chao
    Lee, Kuan-I
    Wang, Jhing-Fa
    Yang, Jar-Ferr
    2008 INTERNATIONAL CONFERENCE ON AUDIO, LANGUAGE AND IMAGE PROCESSING, VOLS 1 AND 2, PROCEEDINGS, 2008, : 413 - 417
  • [25] An efficient VLSI computation reduction scheme in H.264/avc motion estimation
    Zuo, Shikai
    Wang, Mingjiang
    Xiao, Liyi
    WSEAS Transactions on Signal Processing, 2014, 10 (01): : 178 - 187
  • [26] VLSI friendly computation reduction scheme in H.264/AVC motion estimation
    Huang, Yiqing
    Goto, Satoshi
    Ikenaga, Takeshi
    PROCEEDINGS OF 2008 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOLS 1-10, 2008, : 844 - 847
  • [27] Integer-pixel motion estimation H.264/AVC accelerator architecture with optimal memory management
    Campos, Armando Mora
    Merelo, Francisco J. Ballester
    Peiro, Marcos A. Martinez
    Esteve, Jose A. Canals
    MICROPROCESSORS AND MICROSYSTEMS, 2008, 32 (02) : 68 - 78
  • [28] Fast algorithm and architecture design of low-power integer motion estimation for H.264/AVC
    Chen, Tung-Chien
    Chen, Yu-Han
    Tsai, Sung-Fang
    Chien, Shao-Yi
    Chen, Liang-Gee
    IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS FOR VIDEO TECHNOLOGY, 2007, 17 (05) : 568 - 577
  • [29] An Efficient Parallel Architecture for H.264/AVC Fractional Motion Estimation
    Zhao, Zhuo
    Liang, Ping
    INTELLIGENT INTERACTIVE MULTIMEDIA SYSTEMS AND SERVICES (IIMSS 2011), 2011, 11 : 133 - 141
  • [30] Efficient hardware architecture for motion estimation based on AVC/H.264
    Department of Computer Science and Engineering, Harbin Institute of Technology, Harbin 150001, China
    Gaojishu Tongxin, 2006, 10 (1001-1005):
12345