A new analytical model of breakdown voltage for the SD LDMOS

被引：0
|
作者：
Li, Qi [1 ]
Zhang, Bo [1 ]
Li, Zhao-Ji [1 ]
机构：
[1] IC Design Center, University of Electronic Science and Technology, Chengdu 610054, China
来源：
Wuli Xuebao/Acta Physica Sinica | 2008年 / 57卷 / 03期
关键词：
D O I：
暂无
中图分类号：
学科分类号：
摘要：
15
引用
收藏
页码：1891 / 1896
相关论文
共 50 条
  • [31] BREAKDOWN VOLTAGE IN LDMOS TRANSISTORS USING INTERNAL FIELD RINGS
    NEZAR, A
    SALAMA, CAT
    IEEE TRANSACTIONS ON ELECTRON DEVICES, 1991, 38 (07) : 1676 - 1680
  • [32] An analytical model for the vertical electric field distribution and optimization of high voltage REBULF LDMOS
    Hu Xia-Rong
    Lu Rui
    CHINESE PHYSICS B, 2014, 23 (12)
  • [33] The Mechanism of Field-Plate Induced the Breakdown Voltage Change of High Voltage LDMOS
    Shih, Ching-Kuei
    Liao, Chih-Cherng
    Nidhi, Karuna
    Kan, Kai-Chuan
    Chen, Ke-Horng
    Lee, Jian-Hsing
    2021 INTERNATIONAL SEMICONDUCTOR CONFERENCE (CAS), 2021, : 89 - 92
  • [34] TEMPERATURE DEPENDENCE OF BREAKDOWN VOLTAGE AND ON-RESISTANCE OF LDMOS'S.
    Rofail, Samir S.
    Chaudhry, Akhtar
    IEEE Transactions on Electron Devices, 1987, ED-34 (04) : 933 - 935
  • [35] Improving Breakdown Voltage of LDMOS Using a Novel Cost Effective Design
    Han, Ming-Hung
    Chen, Hung-Bin
    Chang, Chia-Jung
    Tsai, Chi-Chong
    Chang, Chun-Yen
    IEEE TRANSACTIONS ON SEMICONDUCTOR MANUFACTURING, 2013, 26 (02) : 248 - 252
  • [36] A new adaptive Resurf concept for 20 V LDMOS without breakdown voltage degradation at high current
    Kinoshita, K
    Kawaguchi, Y
    Nakagawa, A
    ISPSD '98 - PROCEEDINGS OF THE 10TH INTERNATIONAL SYMPOSIUM ON POWER SEMICONDUCTOR DEVICES & ICS, 1998, : 65 - 68
  • [37] Duration of the high breakdown voltage phase in deep depletion SOI LDMOS
    Napoli, Ettore
    IEEE ELECTRON DEVICE LETTERS, 2007, 28 (08) : 753 - 755
  • [38] 3-D analytical model of the high-voltage interconnection effect for SOI LDMOS
    Du, Ling
    Guo, Yu-Feng
    Zhang, Jun
    Yao, Jia-Fei
    Liu, Jian-Hua
    Huang, Chen-Yang
    Li, Man
    SUPERLATTICES AND MICROSTRUCTURES, 2021, 160
  • [39] A new analytical model for optimizing SOI LDMOS with step doped drift region
    Guo, Yufeng
    Li, Zhaoji
    Zhang, Bo
    MICROELECTRONICS JOURNAL, 2006, 37 (09) : 861 - 866
  • [40] Full breakdown model of thin epitaxial RESURF LDMOS
    IC Design Center, University of Electronic Science and Technology, Chengdu 610054, China
    Guti Dianzixue Yanjiu Yu Jinzhan, 2007, 4 (540-544):
12345