A new analytical model of breakdown voltage for the SD LDMOS

被引:0
|
作者
Li, Qi [1 ]
Zhang, Bo [1 ]
Li, Zhao-Ji [1 ]
机构
[1] IC Design Center, University of Electronic Science and Technology, Chengdu 610054, China
来源
Wuli Xuebao/Acta Physica Sinica | 2008年 / 57卷 / 03期
关键词
D O I
暂无
中图分类号
学科分类号
摘要
15
引用
收藏
页码:1891 / 1896
相关论文
共 50 条
  • [21] The research on breakdown voltage of high voltage SOI LDMOS devices with shielding trench
    Liu, QY
    Li, ZJ
    Zhang, B
    Fang, J
    SOLID-STATE AND INTEGRATED-CIRCUIT TECHNOLOGY, VOLS 1 AND 2, PROCEEDINGS, 2001, : 159 - 161
  • [22] Potential floating layer SOI LDMOS for breakdown voltage enhancement
    Zheng, Zhi
    Li, Wei
    Li, Ping
    2012 IEEE 11TH INTERNATIONAL CONFERENCE ON SOLID-STATE AND INTEGRATED CIRCUIT TECHNOLOGY (ICSICT-2012), 2012, : 281 - 283
  • [23] 1000 V Breakdown Voltage LDMOS with Thin Drift Layer
    Cheng, Hanbing
    Zhang, Bo
    Li, Zhaoji
    2008 INTERNATIONAL CONFERENCE ON COMMUNICATIONS, CIRCUITS AND SYSTEMS PROCEEDINGS, VOLS 1 AND 2: VOL 1: COMMUNICATION THEORY AND SYSTEM, 2008, : 1408 - 1411
  • [24] Breakdown voltage and on-resistance of multi-RESURF LDMOS
    Choi, EK
    Choi, YI
    Chung, SK
    MICROELECTRONICS JOURNAL, 2003, 34 (5-8) : 683 - 686
  • [25] Realization of 850 V breakdown voltage LDMOS on Simbond SOI
    Wang, Zhongjian
    Cheng, Xinhong
    He, Dawei
    Xia, Chao
    Xu, Dawei
    Yu, Yuehui
    Zhang, Dong
    Wang, Yanying
    Lv, Yuqiang
    Gong, Dawei
    Shao, Kai
    MICROELECTRONIC ENGINEERING, 2012, 91 : 102 - 105
  • [26] Effect of SOI LDMOS epitaxial layer thickness on breakdown voltage
    Wu, Cheng-Yen
    You, Hsin-Chiang
    2018 INTERNATIONAL SYMPOSIUM ON COMPUTER, CONSUMER AND CONTROL (IS3C 2018), 2018, : 80 - 83
  • [27] An analytical model for the vertical electric field distribution and optimization of high voltage REBULF LDMOS
    胡夏融
    吕瑞
    Chinese Physics B, 2014, 23 (12) : 548 - 553
  • [28] A BREAKDOWN VOLTAGE MODEL FOR IMPLANTED RESURF P-LDMOS DEVICE ON N(+) BURIED LAYER
    ZHOU, MJ
    VANCALSTER, A
    SOLID-STATE ELECTRONICS, 1994, 37 (07) : 1383 - 1385
  • [29] Breakdown voltage analysis of SOI LDMOS with step buried oxide
    An Tao
    Gao Yong
    ICEMI 2007: PROCEEDINGS OF 2007 8TH INTERNATIONAL CONFERENCE ON ELECTRONIC MEASUREMENT & INSTRUMENTS, VOL I, 2007, : 717 - 720
  • [30] Novel Reduced ON-Resistance LDMOS With an Enhanced Breakdown Voltage
    Luo, Xiaorong
    Wei, Jie
    Shi, Xianlong
    Zhou, Kun
    Tian, Ruichao
    Zhang, Bo
    Li, Zhaoji
    IEEE TRANSACTIONS ON ELECTRON DEVICES, 2014, 61 (12) : 4304 - 4308