VLSI design of pipeline RS(255, 223) decoder

被引：0
|
作者：
机构：
来源：
| 2000年 / Sci Press卷 / 37期
关键词：
D O I：
暂无
中图分类号：
学科分类号：
摘要：
引用
收藏
相关论文
共 50 条
  • [1] Design and implementation of RS(255,223) decoder on FPGA
    Yan, LJ
    Li, M
    [J]. PROCEEDINGS OF THE SIXTH IEEE CPMT CONFERENCE ON HIGH DENSITY MICROSYSTEM DESIGN AND PACKAGING AND COMPONENT FAILURE ANALYSIS (HDP'04), 2004, : 390 - 393
  • [2] Optimum Design and Software Implementation for RS(255,223) Decoder
    Li, Chao
    Zhao, Bin
    Yuan, Zongpu
    Zhang, Liqiang
    Sheng, Xing
    Dong, Shilei
    [J]. PROCEEDINGS OF 2019 IEEE 2ND INTERNATIONAL CONFERENCE ON ELECTRONIC INFORMATION AND COMMUNICATION TECHNOLOGY (ICEICT 2019), 2019, : 283 - 286
  • [3] Research on RS(255,223) Code in Concatenated Decoder System
    Fang, Lei
    Zhang, Yu
    Zhu, Jun
    Yang, Jianxin
    [J]. 2013 INTERNATIONAL CONFERENCE ON INFORMATION SCIENCE AND TECHNOLOGY (ICIST), 2013, : 1252 - 1255
  • [4] Area-efficient high-speed VLSI design of the RS(255, 239) decoder
    School of Microelectronic, Xidian Univ., Xi'an 710071, China
    不详
    [J]. Xi'an Dianzi Keji Daxue Xuebao/Journal of Xidian University, 2008, 35 (01): : 116 - 120
  • [5] A VLSI DESIGN OF A PIPELINE REED-SOLOMON DECODER
    SHAO, HM
    TRUONG, TK
    DEUTSCH, LJ
    YUEN, JH
    REED, IS
    [J]. IEEE TRANSACTIONS ON COMPUTERS, 1985, 34 (05) : 393 - 403
  • [6] 流水线结构RS(255,223)译码器的VLSI设计
    王进祥
    张乃通
    来逢昌
    叶以正
    [J]. 计算机研究与发展, 2000, (01) : 61 - 65
  • [7] VHDL algorithm of a (255,223) RS encoder
    Liu, YH
    Yang, YH
    [J]. ISTM/2003: 5TH INTERNATIONAL SYMPOSIUM ON TEST AND MEASUREMENT, VOLS 1-6, CONFERENCE PROCEEDINGS, 2003, : 4947 - 4950
  • [8] The Design and Implementation of a Sounding Rocket-Borne RS(255,223) Encoder
    Wang Linlin
    Jiang Xiujie
    Chen Ping
    Liu Bo
    [J]. PROCEEDINGS OF THE 2012 SECOND INTERNATIONAL CONFERENCE ON INSTRUMENTATION & MEASUREMENT, COMPUTER, COMMUNICATION AND CONTROL (IMCCC 2012), 2012, : 564 - 568
  • [9] ON THE VLSI DESIGN OF A PIPELINE REED-SOLOMON DECODER USING SYSTOLIC ARRAYS
    SHAO, HM
    REED, IS
    [J]. IEEE TRANSACTIONS ON COMPUTERS, 1988, 37 (10) : 1273 - 1280
  • [10] VLSI design, and implementation of high-speed RS(204,188) decoder
    You, YX
    Wang, JX
    Lai, FC
    Ye, YZ
    [J]. 2002 INTERNATIONAL CONFERENCE ON COMMUNICATIONS, CIRCUITS AND SYSTEMS AND WEST SINO EXPOSITION PROCEEDINGS, VOLS 1-4, 2002, : 82 - 86
12345