共 50 条
- [1] Physical Aware Low Power Clock Gates Synthesis Algorithm for High Speed VLSI Design 2009 INTERNATIONAL CONFERENCE FOR TECHNICAL POSTGRADUATES (TECHPOS 2009), 2009, : 181 - 185
- [3] Design and development of a low speed AC generator for wind power applications IEEE REGION 10 INTERNATIONAL CONFERENCE ON ELECTRICAL AND ELECTRONIC TECHNOLOGY, VOLS 1 AND 2, 2001, : 707 - 709
- [4] Design of a High Speed, Low Power and Area Efficient MAC for VLSI-DSP Chip JOURNAL OF ACTIVE AND PASSIVE ELECTRONIC DEVICES, 2011, 6 (3-4): : 333 - 339
- [5] Low Power Clock Generator Design With CMOS Signaling IEEE Open Journal of the Solid-State Circuits Society, 2021, 1 : 162 - 170
- [6] Package clock distribution design optimization for high-speed and low-power VLSI's IEEE TRANSACTIONS ON COMPONENTS PACKAGING AND MANUFACTURING TECHNOLOGY PART B-ADVANCED PACKAGING, 1997, 20 (01): : 56 - 63
- [7] Design of Carry Select Adder for Low-Power and High Speed VLSI Applications 2015 IEEE INTERNATIONAL CONFERENCE ON ELECTRICAL, COMPUTER AND COMMUNICATION TECHNOLOGIES, 2015,
- [9] A low-power clock generator for system-on-a-chip (SoC) processors ESSCIRC 2004: PROCEEDINGS OF THE 30TH EUROPEAN SOLID-STATE CIRCUITS CONFERENCE, 2004, : 395 - 398