A novel design of a memristor-based look-up table (LUT) for FPGA

被引：0
|
作者：
20153101081328
机构：
来源：
(1) Department of Electrical and Electronic Eng., University of Nottingham, Selangor, Malaysia; (2) Department of ECE, Northeastern University, Boston; MA; 02115, United States | 1600年 / IEEE; IEEE Circuits and Systems Society卷 / Institute of Electrical and Electronics Engineers Inc., United States期
关键词：
This paper presents a novel scheme for a memristor-based look-up table (LUT); in this scheme the states of the unselected memristors are unaffected by WRITE/READ operations. Therefore; it addresses the prevalent problems associated with nano crossbars; such as the write half-select and sneak path currents. In the proposed scheme the memristors are connected in rows and columns; while the columns are isolated. The new scheme is simulated using LTSPICE IV and extensive results are presented with respect to the WRITE and READ operations. In addition; the performance improvement of the proposed method is compared with previous LUT schemes using memristors as well as SRAM. The results show that proposed scheme is significantly better in terms of delay and Energy Delay Product (EDP) for both the WRITE and READ operations. © 2014 IEEE;
D O I：
暂无
中图分类号：
学科分类号：
摘要：
112982
引用
收藏
相关论文
共 50 条
  • [1] A Novel Design of a Memristor-Based Look-Up Table (LUT) For FPGA
    Kumar, T. Nandha
    Almurib, Haider A. F.
    Lombardi, Fabrizio
    2014 IEEE ASIA PACIFIC CONFERENCE ON CIRCUITS AND SYSTEMS (APCCAS), 2014, : 703 - 706
  • [2] Design of a memristor-based look-up table (LUT) for low-energy operation of FPGAs
    Kumar, T. Nandha
    Almurib, Haider A. F.
    Lombardi, Fabrizio
    INTEGRATION-THE VLSI JOURNAL, 2016, 55 : 1 - 11
  • [3] Memristor-based Pass Gate Targeting FPGA Look-Up Table
    Nguyen Cong Dao
    Koch, Dirk
    2021 INTERNATIONAL CONFERENCE ON ELECTRONICS, INFORMATION, AND COMMUNICATION (ICEIC), 2021,
  • [4] Design and evaluation of a memristor-based look-up table for non-volatile field programmable gate arrays
    Almurib, Haider Abbas F.
    Kumar, Thulasiraman Nandha
    Lombardi, Fabrizio
    IET CIRCUITS DEVICES & SYSTEMS, 2016, 10 (04) : 292 - 300
  • [5] Look-up table (LUT) method for inverse halftoning
    Mese, M
    Vaidyanathan, PP
    IEEE TRANSACTIONS ON IMAGE PROCESSING, 2001, 10 (10) : 1566 - 1578
  • [6] PARALLEL INVERSE HALFTONING BY LOOK-UP TABLE (LUT) PARTITIONING
    Siddiqi, Umair F.
    Sait, Sadiq M.
    ARABIAN JOURNAL FOR SCIENCE AND ENGINEERING, 2008, 33 (2B): : 503 - 516
  • [7] On the Operational Features and Performance of a Memristor-Based Cell for a LUT of an FPGA
    Kumar, T. Nandha
    Almurib, H. A. F.
    Lombardi, F.
    2013 13TH IEEE CONFERENCE ON NANOTECHNOLOGY (IEEE-NANO), 2013, : 71 - 76
  • [8] An Overview on Memristor-Based Non-volatile LUT of an FPGA
    Kumar, T. Nandha
    FRONTIERS IN ELECTRONIC TECHNOLOGIES: TRENDS AND CHALLENGES, 2017, 433 : 117 - 132
  • [9] A Novel Polynomial Predistorter Based on Look-Up Table
    Chen, Bin
    Ren, Guo-chun
    Chen, Jin
    Gong, Yu-ping
    ASIA-PACIFIC YOUTH CONFERENCE ON COMMUNICATION TECHNOLOGY 2010 (APYCCT 2010), 2010, : 632 - 635
  • [10] A Memristor-Based LUT For FPGAs
    Almurib, Haider A. F.
    Kumar, T. Nandha
    Lombardi, Fabrizio
    2014 9TH IEEE INTERNATIONAL CONFERENCE ON NANO/MICRO ENGINEERED AND MOLECULAR SYSTEMS (NEMS), 2014, : 448 - 453
12345