共 50 条
- [33] A neural network-based approach for the performance evaluation of branch prediction in instruction-level parallelism processors [J]. JOURNAL OF SUPERCOMPUTING, 2022, 78 (04): : 4960 - 4976
- [34] A neural network-based approach for the performance evaluation of branch prediction in instruction-level parallelism processors [J]. The Journal of Supercomputing, 2022, 78 : 4960 - 4976
- [35] Power/performance advantages of victim buffer in high-performance processors [J]. IEEE ALESSANDRO VOLTA MEMORIAL WORKSHOP ON LOW-POWER DESIGN, PROCEEDINGS, 1999, : 43 - 51
- [37] Thermal performance prediction for high power processors at high altitude [J]. Electronic and Photonic Packaging, Integration and Packaging of MICRO/NANO/Electronic Systems, 2005, : 549 - 554
- [38] 3D Stacking of High-Performance Processors [J]. 2014 20TH IEEE INTERNATIONAL SYMPOSIUM ON HIGH PERFORMANCE COMPUTER ARCHITECTURE (HPCA-20), 2014, : 500 - 511