A Hybrid Branch Prediction Approach For High-Performance Processors

被引:0
|
作者
Nain S. [1 ]
Chaudhary P. [1 ]
机构
[1] Department of Electronics and Communication, D.C.R.U.S.T, Sonipat
关键词
accuracy rate; branch prediction; dynamic branch prediction; Pipeline; static branch prediction;
D O I
10.2174/2666255814666210210163616
中图分类号
学科分类号
摘要
Background: In a parallel processor, the pipeline cannot fetch the conditional instructions with the next clock cycle, leading to a pipeline stall. Therefore, conditional instructions create a problem in the pipeline because the proper path can only be known after the branch execution. To accurately predict branches, a significant predictor is proposed for the prediction of the conditional branch instruction. Methods: In this paper, a single branch prediction and a correlation branch prediction scheme are applied to the different trace files by using the concept of saturating counters. Further, a hybrid branch prediction scheme is proposed, which uses both global and local branch information, providing more accuracy than the single and correlation branch prediction schemes. Results: Firstly, a single branch prediction and correlation branch prediction technique are applied to the trace files using saturating counters. By comparison, it can be observed that a correlation branch prediction technique provides better results by enhancing the accuracy rate of 2.25% than the simple branch prediction. Further, a hybrid branch prediction scheme is proposed, which uses both global and local branch information, providing more accuracy than the single and correlation branch prediction schemes. The results suggest that the proposed hybrid branch prediction schemes provide an increased accuracy rate of 3.68% and 1.43% than single branch prediction and correlation branch prediction. Conclusion: The proposed hybrid branch prediction scheme gives a lower misprediction rate and higher accuracy rate than the simple branch prediction scheme and correlation branch prediction scheme. © 2022 Bentham Science Publishers.
引用
收藏
页码:883 / 889
页数:6
相关论文
共 50 条
  • [31] High-performance hybrid
    [J]. Price, Ken D., 2000, ASCE, Reston, VA, United States (70):
  • [32] High-performance hybrid
    Price, KD
    Cassity, PA
    [J]. CIVIL ENGINEERING, 2000, 70 (06): : 66 - 69
  • [33] A neural network-based approach for the performance evaluation of branch prediction in instruction-level parallelism processors
    Nain, Sweety
    Chaudhary, Prachi
    [J]. JOURNAL OF SUPERCOMPUTING, 2022, 78 (04): : 4960 - 4976
  • [34] A neural network-based approach for the performance evaluation of branch prediction in instruction-level parallelism processors
    Sweety Nain
    Prachi Chaudhary
    [J]. The Journal of Supercomputing, 2022, 78 : 4960 - 4976
  • [35] Power/performance advantages of victim buffer in high-performance processors
    Albera, G
    Bahar, RI
    [J]. IEEE ALESSANDRO VOLTA MEMORIAL WORKSHOP ON LOW-POWER DESIGN, PROCEEDINGS, 1999, : 43 - 51
  • [36] A hybrid data-driven and metaheuristic optimization approach for the compressive strength prediction of high-performance concrete
    Imran, Muhammad
    Khushnood, Rao Arsalan
    Fawad, Muhammad
    [J]. CASE STUDIES IN CONSTRUCTION MATERIALS, 2023, 18
  • [37] Thermal performance prediction for high power processors at high altitude
    Xu, Guoping
    [J]. Electronic and Photonic Packaging, Integration and Packaging of MICRO/NANO/Electronic Systems, 2005, : 549 - 554
  • [38] 3D Stacking of High-Performance Processors
    Emma, Philip
    Buyuktosunoglu, Alper
    Healy, Michael
    Kailas, Krishnan
    Puente, Valentin
    Yu, Roy
    Hartstein, Allan
    Bose, Pradip
    Moreno, Jaime
    [J]. 2014 20TH IEEE INTERNATIONAL SYMPOSIUM ON HIGH PERFORMANCE COMPUTER ARCHITECTURE (HPCA-20), 2014, : 500 - 511
  • [39] Securing Network Processors with High-Performance Hardware Monitors
    Wolf, Tilman
    Chandrikakutty, Harikrishnan Kumarapillai
    Hu, Kekai
    Unnikrishnan, Deepak
    Tessier, Russell
    [J]. IEEE TRANSACTIONS ON DEPENDABLE AND SECURE COMPUTING, 2015, 12 (06) : 652 - 664
  • [40] Efficient Register Renaming and Recovery for High-Performance Processors
    Petit, Salvador
    Ubal, Rafael
    Sahuquillo, Julio
    Lopez, Pedro
    [J]. IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, 2014, 22 (07) : 1506 - 1514