A Hybrid Branch Prediction Approach For High-Performance Processors

被引:0
|
作者
Nain S. [1 ]
Chaudhary P. [1 ]
机构
[1] Department of Electronics and Communication, D.C.R.U.S.T, Sonipat
关键词
accuracy rate; branch prediction; dynamic branch prediction; Pipeline; static branch prediction;
D O I
10.2174/2666255814666210210163616
中图分类号
学科分类号
摘要
Background: In a parallel processor, the pipeline cannot fetch the conditional instructions with the next clock cycle, leading to a pipeline stall. Therefore, conditional instructions create a problem in the pipeline because the proper path can only be known after the branch execution. To accurately predict branches, a significant predictor is proposed for the prediction of the conditional branch instruction. Methods: In this paper, a single branch prediction and a correlation branch prediction scheme are applied to the different trace files by using the concept of saturating counters. Further, a hybrid branch prediction scheme is proposed, which uses both global and local branch information, providing more accuracy than the single and correlation branch prediction schemes. Results: Firstly, a single branch prediction and correlation branch prediction technique are applied to the trace files using saturating counters. By comparison, it can be observed that a correlation branch prediction technique provides better results by enhancing the accuracy rate of 2.25% than the simple branch prediction. Further, a hybrid branch prediction scheme is proposed, which uses both global and local branch information, providing more accuracy than the single and correlation branch prediction schemes. The results suggest that the proposed hybrid branch prediction schemes provide an increased accuracy rate of 3.68% and 1.43% than single branch prediction and correlation branch prediction. Conclusion: The proposed hybrid branch prediction scheme gives a lower misprediction rate and higher accuracy rate than the simple branch prediction scheme and correlation branch prediction scheme. © 2022 Bentham Science Publishers.
引用
收藏
页码:883 / 889
页数:6
相关论文
共 50 条
  • [41] Branch prediction in multi-threaded processors
    Gummaraju, J
    Franklin, M
    [J]. 2000 INTERNATIONAL CONFERENCE ON PARALLEL ARCHITECTURES AND COMPILATION TECHNIQUES, PROCEEDINGS, 2000, : 179 - 188
  • [42] BATAGE-BFNP: A High-Performance Hybrid Branch Predictor with Data-Dependent Branches Speculative Pre-execution for RISC-V Processors
    Dang, Nhat Minh
    Cao, Hai Xuan
    Tran, Linh
    [J]. ARABIAN JOURNAL FOR SCIENCE AND ENGINEERING, 2023, 48 (08) : 10299 - 10312
  • [43] Speeding up architectural simulations for high-performance processors
    Eeckhout, L
    De Bosschere, K
    [J]. SIMULATION-TRANSACTIONS OF THE SOCIETY FOR MODELING AND SIMULATION INTERNATIONAL, 2004, 80 (09): : 451 - 468
  • [44] QoS for high-performance smt processors in embedded systems
    Cazorla, FJ
    Ramirez, A
    Valero, M
    Knijnenburg, PMW
    Sakellariou, R
    Fernández, E
    [J]. IEEE MICRO, 2004, 24 (04) : 24 - 31
  • [45] High-performance processors promise supercomputer throughputs in workstations
    Bursky, D
    [J]. ELECTRONIC DESIGN, 1998, 46 (22) : 28 - +
  • [46] High-performance dynamic quantum clustering on graphics processors
    Wittek, Peter
    [J]. JOURNAL OF COMPUTATIONAL PHYSICS, 2013, 233 : 262 - 271
  • [47] Fault-tolerant high-performance cordic processors
    Kwak, JH
    Piuri, V
    Swartzlander, EE
    [J]. IEEE INTERNATIONAL SYMPOSIUM ON DEFECT AND FAULT TOLERANCE IN VLSI SYSTEMS, PROCEEDINGS, 2000, : 164 - 172
  • [48] BATAGE-BFNP: A High-Performance Hybrid Branch Predictor with Data-Dependent Branches Speculative Pre-execution for RISC-V Processors
    Nhat Minh Dang
    Hai Xuan Cao
    Linh Tran
    [J]. Arabian Journal for Science and Engineering, 2023, 48 : 10299 - 10312
  • [49] Speculative trivialization point advancing in high-performance processors
    Atoofian, Ehsan
    Baniasadi, Amirali
    [J]. JOURNAL OF SYSTEMS ARCHITECTURE, 2007, 53 (09) : 587 - 601
  • [50] Cluster assignment for high-performance embedded VLIW processors
    Lapinskii, VS
    Jacome, MF
    De Veciana, GA
    [J]. ACM TRANSACTIONS ON DESIGN AUTOMATION OF ELECTRONIC SYSTEMS, 2002, 7 (03) : 430 - 454