共 50 条
- [45] Void free filling of TSV vias by bottom up copper electroplating for wafer level MEMS vacuum packaging 2012 13TH INTERNATIONAL CONFERENCE ON ELECTRONIC PACKAGING TECHNOLOGY & HIGH DENSITY PACKAGING (ICEPT-HDP 2012), 2012, : 64 - 67
- [46] Thermal Annealing Effects on Copper Microstructure in Through-Silicon-Vias 2016 15TH IEEE INTERSOCIETY CONFERENCE ON THERMAL AND THERMOMECHANICAL PHENOMENA IN ELECTRONIC SYSTEMS (ITHERM), 2016, : 91 - 95