Void free filling of TSV vias by bottom up copper electroplating for wafer level MEMS vacuum packaging

被引:0
|
作者
Xu, Chunlin [1 ]
Wang, Xuefang [1 ]
Wang, Yuzhe [1 ]
Xu, Minghai [1 ]
Hu, Chang [1 ]
Liu, Sheng [1 ]
机构
[1] Huazhong Univ Sci & Technol, Inst Microsyst, Stat Key Lab Digital Mfg Equipment & Technol, Sch Mech Sci & Engn, Wuhan 430074, Peoples R China
关键词
FABRICATION;
D O I
暂无
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
Through silicon via (TSV) is an emerging technology for MEMS packaging for MEMS packaging. 370 mu m deep TSV vias with diameter of 60 mu m were filled by bottom up copper electroplating with copper methylsulfonate and methane sulfonic acid as base electrolyte. Insulating layer of the wafer was silicon nitride deposited by LPCVD. The TSV vias filling processes include electroplating to fill the vias and wet etching to remove the seed layer and adhesion layer. Patterned photoresist mask was adopted to obtain ideal electroplating results and protect the copper in the vias during the wet etching process. The copper filled wafer with silicon nitride was bonded with Pyrex_7740 glass having cavities by anodic bonding. The results of Helium pressure tests showed that the leak rate was less than 3*10(-9) Pa . m(3)/s. The results suggested the potential of TSV application in wafer level MEMS vacuum packaging.
引用
收藏
页码:64 / 67
页数:4
相关论文
共 50 条
  • [1] Modeling and Simulation of Cu TSV electroplating for wafer-level MEMS vacuum packaging
    Shi, Shuai
    Wang, Xuefang
    Xu, Chunlin
    Yuan, Jiaojiao
    Fang, Jing
    Jiang, Shengwei
    Liu, Sheng
    2013 14TH INTERNATIONAL CONFERENCE ON ELECTRONIC PACKAGING TECHNOLOGY (ICEPT), 2013, : 68 - 72
  • [2] MEMS wafer-level packaging with conductive vias and wafer bonding
    Yun, C. H.
    Martin, J. R.
    Chen, T.
    Davis, D.
    TRANSDUCERS '07 & EUROSENSORS XXI, DIGEST OF TECHNICAL PAPERS, VOLS 1 AND 2, 2007,
  • [3] Copper bottom-up filling by electroplating without any additives on patterned wafer
    Cha, Seung Hwan
    Kim, Seung-Soo
    Cho, Sung Ki
    Kim, Jae Jeong
    ELECTROCHEMICAL AND SOLID STATE LETTERS, 2007, 10 (02) : D22 - D24
  • [4] Wafer-level vacuum packaging for MEMS
    Gooch, R
    Schimert, T
    McCardel, W
    Ritchey, B
    Gilmour, D
    Koziarz, W
    JOURNAL OF VACUUM SCIENCE & TECHNOLOGY A-VACUUM SURFACES AND FILMS, 1999, 17 (04): : 2295 - 2299
  • [5] Wafer level vacuum packaging of MEMS sensors
    Marinis, TF
    Soucy, JW
    Lawrence, JG
    Owens, MM
    55th Electronic Components & Technology Conference, Vols 1 and 2, 2005 Proceedings, 2005, : 1081 - 1088
  • [6] WAFER LEVEL PACKAGING FOR RF MEMS DEVICES USING VOID FREE COPPER FILLED THROUGH GLASS VIA
    Lee, Ju-Yong
    Lee, Sung-Woo
    Lee, Seung-Ki
    Park, Jae-Hyoung
    26TH IEEE INTERNATIONAL CONFERENCE ON MICRO ELECTRO MECHANICAL SYSTEMS (MEMS 2013), 2013, : 773 - 776
  • [7] Bottom-Up Copper Filling of Large Scale Through Silicon Vias for MEMS Technology
    Menk, L. A.
    Josell, D.
    Moffat, T. P.
    Baca, E.
    Blain, M. G.
    Smith, A.
    Dominguez, J.
    McClain, J.
    Yeh, P. D.
    Hollowell, A. E.
    JOURNAL OF THE ELECTROCHEMICAL SOCIETY, 2018, 166 (01) : D3066 - D3071
  • [8] A study on wafer level vacuum packaging for MEMS devices
    Lee, B
    Seok, S
    Chun, K
    JOURNAL OF MICROMECHANICS AND MICROENGINEERING, 2003, 13 (05) : 663 - 669
  • [9] Vacuum wafer-level packaging for MEMS applications
    Caplet, S
    Sillon, N
    Delaye, MT
    Berruyer, P
    MICROMACHINING AND MICROFABRICATION PROCESS TECHNOLOGY VIII, 2003, 4979 : 271 - 278
  • [10] 2-Mercaptopyridine as a new leveler for bottom-up filling of micro-vias in copper electroplating
    Chang, Chun
    Lu, Xubin
    Lei, Zhanwu
    Wang, Zenglin
    Zhao, Chuan
    ELECTROCHIMICA ACTA, 2016, 208 : 33 - 38