Void free filling of TSV vias by bottom up copper electroplating for wafer level MEMS vacuum packaging

被引:0
|
作者
Xu, Chunlin [1 ]
Wang, Xuefang [1 ]
Wang, Yuzhe [1 ]
Xu, Minghai [1 ]
Hu, Chang [1 ]
Liu, Sheng [1 ]
机构
[1] Huazhong Univ Sci & Technol, Inst Microsyst, Stat Key Lab Digital Mfg Equipment & Technol, Sch Mech Sci & Engn, Wuhan 430074, Peoples R China
关键词
FABRICATION;
D O I
暂无
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
Through silicon via (TSV) is an emerging technology for MEMS packaging for MEMS packaging. 370 mu m deep TSV vias with diameter of 60 mu m were filled by bottom up copper electroplating with copper methylsulfonate and methane sulfonic acid as base electrolyte. Insulating layer of the wafer was silicon nitride deposited by LPCVD. The TSV vias filling processes include electroplating to fill the vias and wet etching to remove the seed layer and adhesion layer. Patterned photoresist mask was adopted to obtain ideal electroplating results and protect the copper in the vias during the wet etching process. The copper filled wafer with silicon nitride was bonded with Pyrex_7740 glass having cavities by anodic bonding. The results of Helium pressure tests showed that the leak rate was less than 3*10(-9) Pa . m(3)/s. The results suggested the potential of TSV application in wafer level MEMS vacuum packaging.
引用
收藏
页码:64 / 67
页数:4
相关论文
共 50 条
  • [41] Wafer-Level Vacuum Packaging for MEMS Resonators Using Glass Frit Bonding
    Wu, Guoqiang
    Xu, Dehui
    Xiong, Bin
    Wang, Yuchen
    Wang, Yuelin
    Ma, Yinglei
    JOURNAL OF MICROELECTROMECHANICAL SYSTEMS, 2012, 21 (06) : 1484 - 1491
  • [42] Titanium-Based Getter Solution for Wafer-Level MEMS Vacuum Packaging
    Chidambaram, Vivek
    Xie Ling
    Chen Bangtao
    JOURNAL OF ELECTRONIC MATERIALS, 2013, 42 (03) : 485 - 491
  • [43] Void-free and high-speed filling of through ceramic holes by copper electroplating
    Chen, Zhen
    Peng, Yang
    Cheng, Hao
    Yang, Zizhou
    Chen, Mingxiang
    MICROELECTRONICS RELIABILITY, 2017, 75 : 171 - 177
  • [44] High density and through wafer copper interconnections and solder bumps for MEMS wafer-level packaging
    C.-J. Lin
    M.-T. Lin
    S.-P. Wu
    F.-G. Tseng
    Microsystem Technologies, 2004, 10 : 517 - 521
  • [45] High density and through wafer copper interconnections and solder bumps for MEMS wafer-level packaging
    Lin, CJ
    Lin, MT
    Wu, SP
    Tseng, FG
    MICROSYSTEM TECHNOLOGIES-MICRO-AND NANOSYSTEMS-INFORMATION STORAGE AND PROCESSING SYSTEMS, 2004, 10 (6-7): : 517 - 521
  • [46] RF MEMS Wafer-Level Packaging Using Solder Paste by Via Filling Process
    Jung, Sunghae
    Lee, Myunglae
    Moon, Jong-Tae
    2010 PROCEEDINGS 60TH ELECTRONIC COMPONENTS AND TECHNOLOGY CONFERENCE (ECTC), 2010, : 1996 - 2000
  • [48] Experiment and simulation of single inhibitor SH110 for void-free TSV copper filling
    Fuliang Wang
    Yuping Le
    Scientific Reports, 11
  • [49] Experiment and simulation of single inhibitor SH110 for void-free TSV copper filling
    Wang, Fuliang
    Le, Yuping
    SCIENTIFIC REPORTS, 2021, 11 (01)
  • [50] Selective bonding and encapsulation for wafer-level vacuum packaging of MEMS and related micro systems
    Tao, Y
    Malshe, AP
    Brown, WD
    MICROELECTRONICS RELIABILITY, 2004, 44 (02) : 251 - 258