Fast-Locking Phase Locked Loop Dominated by SMC at VCO Voltage Tuning End

被引：0

作者：

Pu, Hongping ^{[1
,3
]}

Yang, Shiyong ^{[2
,3
]}

Xiong, Xingzhong ^{[2
,3
]}

Liu, Yongchun ^{[2
,3
]}

He, Jian ^{[3
,4
]}

Zheng, Xiaoxia ^{[3
,5
]}

机构：

[1] Chengdu Aeronaut Polytech, Sch Unmanned Aerial Vehicles Ind, Chengdu 610100, Sichuan, Peoples R China

[2] Sichuan Univ Sci & Engn, Sch Automat & Informat Engn, Yibin 644005, Sichuan, Peoples R China

[3] Sichuan Univ Sci & Engn, Artificial Intelligence Key Lab Sichuan Prov, Yibin 644005, Sichuan, Peoples R China

[4] Univ Elect Sci & Technol China UESTC, Yibin Inst, Yibin 644005, Sichuan, Peoples R China

[5] Chengdu Aeronaut Polytech, Sch Automot Engn, Chengdu 610100, Sichuan, Peoples R China

来源：

IEEE ACCESS | 2024年 / 12卷

关键词：

Voltage-controlled oscillators; Phase locked loops; Voltage control; Linear systems; Tuning; Switches; Charge pumps; Sliding mode control; Phase locked loop; sliding mode control; voltage control; PLL;

D O I：

10.1109/ACCESS.2024.3442291

中图分类号：

TP [自动化技术、计算机技术];

学科分类号：

0812 ;

摘要：

The presented fast-locking phase-locked loop (PLL) approach, driven by sliding mode control (SMC), aims to maintain defined design parameters and system stability while achieving faster frequency switching. By adding the SMC output control voltage to the tuning terminal of the voltage controlled oscillator (VCO), the PLL system achieves a higher absolute rate of change of the VCO output frequency during frequency hopping. Simulation results in Simulink demonstrate a significant reduction in locking time, from 40 mu s in the conventional PLL to 5 mu s in the proposed PLL, under identical conditions of loop bandwidth and charge pump current.

引用

页码：112135 / 112143

页数：9

共 50 条

[31] Implementation and Analysis of Fast Locking 5GHz Phase Locked Loop
Sudara, M. D.
Wijesinghe, V. S.
Serasinghe, D. M.
Thilakaratne, J. G. D. A.
Thayaparan, Subramaniam
2016 IEEE SYMPOSIUM ON COMPUTER APPLICATIONS & INDUSTRIAL ELECTRONICS (ISCAIE), 2016, : 16 - 20
[32] A fast-locking PLL with all-digital locked-aid circuit
Kao, Shao-Ku
Hsieh, Fu-Jen
INTERNATIONAL JOURNAL OF ELECTRONICS, 2013, 100 (02) : 245 - 258
[33] An Improved Phase Comparator for the Fast-Locking All Digital SARDLL
Lu, Shibin
Xu, Tailong
Zheng, Changyong
Pan, Hao
Chen, Junning
SENSORS, MEASUREMENT AND INTELLIGENT MATERIALS, PTS 1-4, 2013, 303-306 : 1849 - +
[34] An All-Digital Phase-Locked Loop with Dynamic Phase Control for Fast Locking
Chuang, Yun-Chen
Tsai, Sung-Lin
Liu, Cheng-En
Lin, Tsung-Hsien
2012 IEEE ASIAN SOLID STATE CIRCUITS CONFERENCE (A-SSCC), 2012, : 297 - 300
[35] Fast-Locking Phase-error Compensation Technique in PLL
Lee, Bumsoo
Jung, Chan-Hui
Park, Se-Chun
Kim, Soo-Won
2012 IEEE 11TH INTERNATIONAL CONFERENCE ON SOLID-STATE AND INTEGRATED CIRCUIT TECHNOLOGY (ICSICT-2012), 2012, : 1644 - 1646
[36] A Fast Locking Digital Phase-Locked Loop using Programmable Charge Pump
Ali, M.
Elsemary, H.
Shawkey, H.
Zekry, A.
ICCES'2010: THE 2010 INTERNATIONAL CONFERENCE ON COMPUTER ENGINEERING & SYSTEMS, 2010, : 135 - 138
[37] SiGe V Band Wide Tuning-Range VCO and Frequency Divider for Phase Locked Loop
Zhang, Jian
Huang, Guochi
Fusco, Vincent
2012 WORKSHOP ON INTEGRATED NONLINEAR MICROWAVE AND MILLIMETRE-WAVE CIRCUITS (INMMIC), 2012,
[38] A 33 MHz Fast-Locking PLL with Programmable VCO and Automatic Band Selection for Clock Generator Application
Agarwal, Neeraj
Agarwal, Neeru
Lu, Chih-Wen
Oh-e, Masahito
ELECTRONICS, 2021, 10 (14)
[39] Novel Power-Efficient Fast-Locking Phase-Locked Loop Based on Adaptive Time-to-Digital Converter-Aided Acceleration Compensation Technology
Sun, Ligong
Luo, Yixin
Deng, Zhiyao
Wang, Jinchan
Liu, Bo
ELECTRONICS, 2024, 13 (18)
[40] Frequency-to-voltage converter based dual-loop phase-locked loop with variable phase locking capability
Saifullah, Z. M.
Furth, Paul M.
Pakala, SriHarsh
Roman-Loera, Alejandro
ELECTRONICS LETTERS, 2022, 58 (25) : 943 - 945

← 1 2 3 4 5 →