Fast-Locking Phase Locked Loop Dominated by SMC at VCO Voltage Tuning End

被引：0
|
作者：
Pu, Hongping [1 ,3 ]
Yang, Shiyong [2 ,3 ]
Xiong, Xingzhong [2 ,3 ]
Liu, Yongchun [2 ,3 ]
He, Jian [3 ,4 ]
Zheng, Xiaoxia [3 ,5 ]
机构：
[1] Chengdu Aeronaut Polytech, Sch Unmanned Aerial Vehicles Ind, Chengdu 610100, Sichuan, Peoples R China
[2] Sichuan Univ Sci & Engn, Sch Automat & Informat Engn, Yibin 644005, Sichuan, Peoples R China
[3] Sichuan Univ Sci & Engn, Artificial Intelligence Key Lab Sichuan Prov, Yibin 644005, Sichuan, Peoples R China
[4] Univ Elect Sci & Technol China UESTC, Yibin Inst, Yibin 644005, Sichuan, Peoples R China
[5] Chengdu Aeronaut Polytech, Sch Automot Engn, Chengdu 610100, Sichuan, Peoples R China
来源：
IEEE ACCESS | 2024年 / 12卷
关键词：
Voltage-controlled oscillators; Phase locked loops; Voltage control; Linear systems; Tuning; Switches; Charge pumps; Sliding mode control; Phase locked loop; sliding mode control; voltage control; PLL;
D O I：
10.1109/ACCESS.2024.3442291
中图分类号：
TP [自动化技术、计算机技术];
学科分类号：
0812 ;
摘要：
The presented fast-locking phase-locked loop (PLL) approach, driven by sliding mode control (SMC), aims to maintain defined design parameters and system stability while achieving faster frequency switching. By adding the SMC output control voltage to the tuning terminal of the voltage controlled oscillator (VCO), the PLL system achieves a higher absolute rate of change of the VCO output frequency during frequency hopping. Simulation results in Simulink demonstrate a significant reduction in locking time, from 40 mu s in the conventional PLL to 5 mu s in the proposed PLL, under identical conditions of loop bandwidth and charge pump current.
引用
收藏
页码：112135 / 112143
页数：9
相关论文
共 50 条
  • [21] A 2-4GHz fast-locking frequency multiplying delay-locked loop
    Kim, Jongsun
    Bae, B-H
    IEICE ELECTRONICS EXPRESS, 2017, 14 (02): : 1 - 8
  • [22] A Fast-Locking All-Digital Phase-Locked Loop with a Novel Counter-Based Mode Switching Controller
    Yu, Guangming
    Wang, Yu
    Yang, Huazhong
    Wang, Hui
    TENCON 2009 - 2009 IEEE REGION 10 CONFERENCE, VOLS 1-4, 2009, : 406 - 410
  • [23] A Multi-Band Fast-Locking Delay-Locked Loop With Jitter-Bounded Feature
    Kuo, Chien-Hung
    Lai, Hung-Jing
    Lin, Meng-Feng
    IEEE TRANSACTIONS ON ULTRASONICS FERROELECTRICS AND FREQUENCY CONTROL, 2011, 58 (01) : 51 - 59
  • [24] A wide-range and fast-locking clock synthesizer IP based on delay-locked loop
    Hwang, CS
    Chen, P
    Tsao, HW
    2004 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOL 1, PROCEEDINGS, 2004, : 785 - 788
  • [25] Fast locking technique for phase locked loop based on phase error cancellation
    Ali, Mohsen Karbalaei Mohammad
    Hashemipour, Omid
    AEU-INTERNATIONAL JOURNAL OF ELECTRONICS AND COMMUNICATIONS, 2019, 109 : 99 - 106
  • [26] A Fast Locking Phase-Locked Loop with Low Reference Spur
    Abedi, Mostafa
    Hasani, Javad Yavand
    26TH IRANIAN CONFERENCE ON ELECTRICAL ENGINEERING (ICEE 2018), 2018, : 92 - 97
  • [27] Radio Frequency Design of Fast Locking Digital Phase Locked Loop
    Dalal, Akshay
    Digrase, Neha
    Lanjewar, Rahul
    1ST INTERNATIONAL CONFERENCE ON COMPUTING COMMUNICATION CONTROL AND AUTOMATION ICCUBEA 2015, 2015, : 942 - 948
  • [28] A fast-locking up-conversion modulation loop transmitter
    Ahn, TW
    Park, BH
    JOURNAL OF THE KOREAN PHYSICAL SOCIETY, 2002, 40 (01) : 1 - 3
  • [29] A wide-range and fast-locking all-digital cycle-controlled delay-locked loop
    Chang, HH
    Liu, SI
    IEEE JOURNAL OF SOLID-STATE CIRCUITS, 2005, 40 (03) : 661 - 670
  • [30] Fast Locking and High Accurate Current Matching Phase-Locked Loop
    Liu, Silin
    Shi, Yin
    2008 IEEE ASIA PACIFIC CONFERENCE ON CIRCUITS AND SYSTEMS (APCCAS 2008), VOLS 1-4, 2008, : 1136 - 1139
12345