共 34 条
- [21] Design of low power single-stage bias current control technique- based DVGA for LTE receivers Analog Integrated Circuits and Signal Processing, 2021, 107 : 529 - 542
- [25] A low phase noise fully integrated CMOS LC VCO using a large gate length pMOS current source and bias filtering technique for 5-GHz WLAN 2007 INTERNATIONAL SYMPOSIUM ON SIGNALS, SYSTEMS AND ELECTRONICS, VOLS 1 AND 2, 2007, : 506 - 509
- [26] Design and Analysis of Current Control for Shunt Active Filter Based on Repetitive Control Technique using Optimization in the Frequency Domain 2008 IEEE INTERNATIONAL CONFERENCE ON ROBOTICS AND BIOMIMETICS, VOLS 1-4, 2009, : 871 - 876
- [29] Design of Gate-Leakage-Based Timer Using an Amplifier-Less Replica-Bias Switching Technique in 55-nm DDC CMOS 24TH ASIA AND SOUTH PACIFIC DESIGN AUTOMATION CONFERENCE (ASP-DAC 2019), 2019, : 9 - 10
- [30] Low-Voltage Gate-Leakage-Based Timer Using an Amplifier-Less Replica-Bias Switching Technique in 55-nm DDC CMOS IEEE OPEN JOURNAL OF CIRCUITS AND SYSTEMS, 2020, 1 : 107 - 114