Design of CMOS Based LC-Voltage Control Oscillator Using Substrate Bias Effect and Current Mirror Technique

被引:0
|
作者
Suresh, N. [1 ]
Kumar, S. Ashok [2 ]
Kamatham, Harikrishna [1 ]
机构
[1] AVN Inst Engn & Technol, Dept Elect & Commun Engn, Hyderabad, Telangana, India
[2] Rajalakshmi Inst Technol, Dept Elect & Commun Engn, Chennai, Tamil Nadu, India
关键词
Voltage control oscillator (VCO); Complementary metal oxide semiconductor (CMOS); Substrate-biasing; Current mirror; Phase noise; Figure of merit (FOM); VCO;
D O I
10.1007/s11277-024-11567-5
中图分类号
TN [电子技术、通信技术];
学科分类号
0809 ;
摘要
This paper proposed to design a CMOS based LC-voltage control oscillator using substrate bias effect and low-voltage folded-cascode current mirror circuit using an LC tank circuit at 2.5 GHz oscillation Frequency. The paper delves into the substrate-biasing technique, which adjusts the threshold voltage of a CMOS transistor, and the low-voltage folded-cascode current mirror circuit that utilizes CMOS technology to improve the performance of the current mirror circuit. The folded-cascode current mirror circuit comprises of a cascode structure in the input stage and a folded structure in the output stage, which is used to increase the output impedance and provide a more stable output current. The paper concludes that the folded-cascode current mirror circuit is a powerful tool in CMOS circuit design, offering improved performance and accuracy over the traditional current mirror circuit. In this simulation is carried out through cadence virtuoso generic process design kit (GPDK) with 90 nm technology. The simulation results exhibits phase noise of - 154.92 dBc/Hz @ 1 MHz, low power consumption of 4.8mW and the Figure of Merit - 216.09 dBc/Hz at 2.5 GHz oscillation frequency.
引用
收藏
页码:1351 / 1362
页数:12
相关论文
共 34 条
  • [21] Design of low power single-stage bias current control technique- based DVGA for LTE receivers
    Sawssen Lahiani
    Houda Daoud
    Samir Ben Salem
    Rahma Aloulou
    Mourad Loulou
    Analog Integrated Circuits and Signal Processing, 2021, 107 : 529 - 542
  • [22] A HIGH GAIN AND HIGH LINEARITY CURRENT-REUSED CMOS LNA USING MODIFIED DERIVATIVE SUPERPOSITION TECHNIQUE WITH BULK-BIAS CONTROL
    Dai, Ruofan
    Zheng, Yunlong
    Zhu, Hongwei
    Kong, Weiran
    Zou, Shichang
    MICROWAVE AND OPTICAL TECHNOLOGY LETTERS, 2014, 56 (10) : 2444 - 2446
  • [23] Design of Sub-1 mW CMOS LC VCO based on current reused topology with Q-enhancement and body-biased technique
    Hsu, Meng-Ting
    Han, Tsung-Han
    Lee, Yao-Yen
    MICROELECTRONICS JOURNAL, 2014, 45 (06) : 627 - 633
  • [24] Design and control of STATCOM fed Distributed Generation using Fuzzy Controller based Reverse voltage Technique
    Nadipena R.
    Jayakrishna G.
    Sujatha P.
    EAI Endorsed Transactions on Energy Web, 2022, 9 (38)
  • [25] A low phase noise fully integrated CMOS LC VCO using a large gate length pMOS current source and bias filtering technique for 5-GHz WLAN
    Shin, Yijoo
    Kim, Taewon
    Kim, Sangrwoo
    Jang, Sungkwon
    Kim, Bokki
    2007 INTERNATIONAL SYMPOSIUM ON SIGNALS, SYSTEMS AND ELECTRONICS, VOLS 1 AND 2, 2007, : 506 - 509
  • [26] Design and Analysis of Current Control for Shunt Active Filter Based on Repetitive Control Technique using Optimization in the Frequency Domain
    Cheowait, Bhumiphan
    Panomruttanarug, Benjamas
    Lenwari, Wanchak
    2008 IEEE INTERNATIONAL CONFERENCE ON ROBOTICS AND BIOMIMETICS, VOLS 1-4, 2009, : 871 - 876
  • [27] Design of 5 GHz low-power CMOS LC VCO based on complementary cross-coupled topology with modified tail current-shaping technique
    Hsu, Meng-Ting
    Chen, Po-Hung
    Lee, Yao-Yen
    INTERNATIONAL JOURNAL OF MICROWAVE AND WIRELESS TECHNOLOGIES, 2014, 6 (06) : 573 - 580
  • [28] Modeling and Design of Load Current Based Adaptive Voltage Positioning (AVP) Control for Multiphase Buck Converter Using Digital Current Estimation Algorithm
    Li, Lingyun
    Xu, Shen
    Zhang, Haiqing
    Qian, Yijie
    Sun, Weifeng
    IEEE TRANSACTIONS ON POWER ELECTRONICS, 2025, 40 (01) : 316 - 327
  • [29] Design of Gate-Leakage-Based Timer Using an Amplifier-Less Replica-Bias Switching Technique in 55-nm DDC CMOS
    Kobayashi, Atsuki
    Nishio, Yuya
    Hayashi, Kenya
    Arata, Shigeki
    Niitsu, Kiichi
    24TH ASIA AND SOUTH PACIFIC DESIGN AUTOMATION CONFERENCE (ASP-DAC 2019), 2019, : 9 - 10
  • [30] Low-Voltage Gate-Leakage-Based Timer Using an Amplifier-Less Replica-Bias Switching Technique in 55-nm DDC CMOS
    Kobayashi, Atsuki
    Niitsu, Kiichi
    IEEE OPEN JOURNAL OF CIRCUITS AND SYSTEMS, 2020, 1 : 107 - 114