Structure and Principles of Operation of a Quaternion VLSI Multiplier

被引：0

作者：

Cariow, Aleksandr ^{[1
]}

Naumowicz, Mariusz ^{[2
]}

Handkiewicz, Andrzej ^{[3
]}

机构：

[1] West Pomeranian Univ Technol, Fac Comp Sci & Informat Technol, PL-70310 Szczecin, Poland

[2] Poznan Univ Tech, Fac Comp, Ul Piotrowo 3a, PL-60965 Poznan, Poland

[3] Jacob Paradise Univ, Fac Technol, PL-66400 Gorzow Wielkopolski, Poland

来源：

APPLIED SCIENCES-BASEL | 2024年 / 14卷 / 18期

关键词：

hypercomplex numbers; quaternion multiplier; fast algorithm; matrix-vector multiplication; hardware implementation; FPGA; ASIC; SIGNALS;

D O I：

10.3390/app14188123

中图分类号：

O6 [化学];

学科分类号：

0703 ;

摘要：

The paper presents the original structure of a processing unit for multiplying quaternions. The idea of organizing the device is based on the use of fast Hadamard transform blocks. The operation principles of such a device are described. Compared to direct quaternion multiplication, the developed algorithm significantly reduces the number of multiplication and addition operations. Hardware implementations of the developed structure, in FPGA and ASIC, are presented. The FPGA blocks were implemented in the Vivado environment. The ASICs were designed using 130nm technology. The developed scripts in VHDL are available in the GitHub repository.

引用

页数：13

共 50 条

[1] Multiplier evolution:: A family of multiplier VLSI implementations
Colon-Bonet, Glenn
Winterrowd, Paul, Jr.
COMPUTER JOURNAL, 2008, 51 (05): : 585 - 594
[2] Comparison of Braun Multiplier and Wallace Multiplier Techniques in VLSI
Sangeetha, P.
Khan, Aijaz Ali
2018 4TH INTERNATIONAL CONFERENCE ON DEVICES, CIRCUITS AND SYSTEMS (ICDCS), 2018, : 48 - 53
[3] Vedic Multiplier Implementation in VLSI
Sona, M. Kivi
Somasundaram, V
MATERIALS TODAY-PROCEEDINGS, 2020, 24 : 2219 - 2230
[4] A VLSI RESIDUE ARITHMETIC MULTIPLIER
TAYLOR, FJ
IEEE TRANSACTIONS ON COMPUTERS, 1982, 31 (06) : 540 - 546
[5] VLSI analog multiplier/divider circuit
Wilamowski, BM
IEEE INTERNATIONAL SYMPOSIUM ON INDUSTRIAL ELECTRONICS (ISIE 98) - PROCEEDINGS, VOLS 1 AND 2, 1998, : 493 - 496
[6] A VLSI MODULO-M MULTIPLIER
ALIA, G
MARTINELLI, E
IEEE TRANSACTIONS ON COMPUTERS, 1991, 40 (07) : 873 - 878
[7] A REGULAR LAYOUT VLSI MATRIX MULTIPLIER
MURTHY, VK
INDIAN JOURNAL OF TECHNOLOGY, 1984, 22 (09): : 353 - 354
[8] A VLSI LAYOUT FOR A PIPELINED DADDA MULTIPLIER
CAPPELLO, PR
STEIGLITZ, K
ACM TRANSACTIONS ON COMPUTER SYSTEMS, 1983, 1 (02): : 157 - 174
[9] Quaternion Multiplier Inspired by the Lifting Implementation of Plane Rotations
Parfieniuk, Marek
Petrovsky, Alexander
IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS I-REGULAR PAPERS, 2010, 57 (10) : 2708 - 2717
[10] MOS MULTIPLIER DIVIDER CELL FOR ANALOG VLSI
KHACHAB, NI
ISMAIL, M
ELECTRONICS LETTERS, 1989, 25 (23) : 1550 - 1552

← 1 2 3 4 5 →