A 1.7μW/Channel Time-Division-Multiplexing Analog Front-End for Bio-Potential Recording

被引:1
|
作者
Huang, Yifan [1 ]
Liu, Jiayu [1 ]
Cheng, Lin [1 ]
机构
[1] Univ Sci & Technol China, Sch Microelect, Hefei, Peoples R China
基金
国家重点研发计划;
关键词
Bio-potential recording; chopper-stabilized capacitive-coupled instrumentation amplifier (CS-CCIA); time-division-multiplexing; buffer; SAR ADC; CHOPPER INSTRUMENTATION AMPLIFIER; SAR ADC; 65; NM; CMOS; SOC;
D O I
10.1109/TCSII.2024.3367636
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
This brief presents a low-power multi-channel analog front-end (AFE) for bio-potential recording. Time-division-multiplexing (TDM) technique is used to save chip area by sharing one ADC among multiple recording channels. To reduce the power consumption brought by additional ADC drivers, buffers are only turned on while connected to the ADC. The chip is implemented in a 65 nm CMOS process. The AFE consumes 29 mu W under 1 V supply. Measurement results show that the AFE achieved an input referred noise of 1.34 mu Vrms in a 350 Hz bandwidth and a NEF of 3.58 for the analog recording chain. The analog signals of all channels are converted to digital code at 20 kS/s by a 12-bit SAR ADC with 66.1 dB SNDR. The AFE chip is experimented by measuring human ECG.
引用
收藏
页码:3640 / 3644
页数:5
相关论文
共 46 条
  • [41] 10 MHz-3 dB Bandwidth 360 μW Power Source-Follower Low-Pass Filter for Multi-Channel Acoustic Analog Front-End in CMOS 0.18 μm
    Vallicelli, Elia A.
    Baschirotto, Andrea
    De Matteis, Marcello
    [J]. 2019 26TH IEEE INTERNATIONAL CONFERENCE ON ELECTRONICS, CIRCUITS AND SYSTEMS (ICECS), 2019, : 142 - 145
  • [42] A-64.3 dB THD, 26 nV/√Hz Bio-Potential Readout Analog-Front-End Amplifier With a Gm-C Integrator-Implanted DC Servo Loop, and a Bulk-Driven Ripple Reduction Loop
    Wen, Kui
    Liu, Shubin
    Zhong, Longjie
    Shen, Yuke
    Zhu, Zhangming
    [J]. IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS I-REGULAR PAPERS, 2024, 71 (02) : 537 - 547
  • [43] A 340 nW/Channel 110 dB PSRR Neural Recording Analog Front-End Using Replica-Biasing LNA, Level-Shifter Assisted PGA, and Averaged LFP Servo Loop in 65 nm CMOS
    Lyu, Liangjian
    Ye, Dawei
    Shi, C. -J. Richard
    [J]. IEEE TRANSACTIONS ON BIOMEDICAL CIRCUITS AND SYSTEMS, 2020, 14 (04) : 811 - 824
  • [44] Design of CMOS Analog Front-End Local-Field Potential Chopper Amplifier With Stimulation Artifact Tolerance for Real-Time Closed-Loop Deep Brain Stimulation SoC Applications
    Wu, Chung-Yu
    Huang, Chi-Wei
    Chen, Yu-Wei
    Lai, Chin-Kai
    Hung, Chung-Chih
    Ker, Ming-Dou
    [J]. IEEE TRANSACTIONS ON BIOMEDICAL CIRCUITS AND SYSTEMS, 2024, 18 (03) : 539 - 551
  • [45] A 2.5 mW/ch, 50 Mcps, 10-Analog Channel, Adaptively Biased Read-Out Front-End IC With Low Intrinsic Timing Resolution for Single-Photon Time-of-Flight PET Applications With Time-Dependent Noise Analysis in 90 nm CMOS
    Cruz, Hugo
    Huang, Hong-Yi
    Luo, Ching-Hsing
    Lee, Shuenn-Yuh
    [J]. IEEE TRANSACTIONS ON BIOMEDICAL CIRCUITS AND SYSTEMS, 2017, 11 (02) : 287 - 299
  • [46] A 2.5 mW/ch, 50 Mcps, 10-Analog Channel, Adaptively Biased Read-out front-end IC with 9.71 ps-RMS timing resolution for single-photon time-of-flight PET applications in 90 nm CMOS
    Cruz, Hugo
    Huang, Hong-Yi
    Lee, Shueen-Yu
    Luo, Ching-Hsing
    [J]. 2015 INTERNATIONAL SYMPOSIUM ON VLSI DESIGN, AUTOMATION AND TEST (VLSI-DAT), 2015,