A 1.7μW/Channel Time-Division-Multiplexing Analog Front-End for Bio-Potential Recording

被引：1

作者：

Huang, Yifan ^{[1
]}

Liu, Jiayu ^{[1
]}

Cheng, Lin ^{[1
]}

机构：

[1] Univ Sci & Technol China, Sch Microelect, Hefei, Peoples R China

来源：

IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II-EXPRESS BRIEFS | 2024年 / 71卷 / 08期

基金：

国家重点研发计划;

关键词：

Bio-potential recording; chopper-stabilized capacitive-coupled instrumentation amplifier (CS-CCIA); time-division-multiplexing; buffer; SAR ADC; CHOPPER INSTRUMENTATION AMPLIFIER; SAR ADC; 65; NM; CMOS; SOC;

D O I：

10.1109/TCSII.2024.3367636

中图分类号：

TM [电工技术]; TN [电子技术、通信技术];

学科分类号：

0808 ; 0809 ;

摘要：

This brief presents a low-power multi-channel analog front-end (AFE) for bio-potential recording. Time-division-multiplexing (TDM) technique is used to save chip area by sharing one ADC among multiple recording channels. To reduce the power consumption brought by additional ADC drivers, buffers are only turned on while connected to the ADC. The chip is implemented in a 65 nm CMOS process. The AFE consumes 29 mu W under 1 V supply. Measurement results show that the AFE achieved an input referred noise of 1.34 mu Vrms in a 350 Hz bandwidth and a NEF of 3.58 for the analog recording chain. The analog signals of all channels are converted to digital code at 20 kS/s by a 12-bit SAR ADC with 66.1 dB SNDR. The AFE chip is experimented by measuring human ECG.

引用

页码：3640 / 3644

页数：5

共 47 条

[31] An 8-channel 2.1μW 0.017mm2 0.04% Gain Mismatch Bio-potential Recording AFE using Group-Chopping Technique
Tang, Tao
Park, Jeonghoan
Zhang, Lian
Ng, Kian Ann
Yoo, Jerald
[J]. 2019 IEEE CUSTOM INTEGRATED CIRCUITS CONFERENCE (CICC), 2019,
[32] Front-End Electronics for a 100 ps Coincidence Time Resolution TOF-PET Detector With 24-Fold LVDS Timing Channel Multiplexing
Pourashraf, Shirin
Cates, Joshua W.
Innes, Derek
Levin, Craig S.
[J]. IEEE Transactions on Instrumentation and Measurement, 2024, 73
[33] The Design of 8-Channel CMOS Area-Efficient Low-Power Current-Mode Analog Front-End Amplifier for EEG Signal Recording
Sung, Ya-Syuan
Chen, Wei-Ming
Wu, Chung-Yu
[J]. 2016 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS (ISCAS), 2016, : 530 - 533
[34] A 15.2-ENOB Continuous-Time ΔΣ ADC for a 7.3μW 200mVpp-Linear-Input-Range Neural Recording Front-End
Chandrakumar, Hariprasad
Markovic, Dejan
[J]. 2018 IEEE INTERNATIONAL SOLID-STATE CIRCUITS CONFERENCE - (ISSCC), 2018, : 232 - +
[35] A 1-V 4.6-μW/channel Fully Differential Neural Recording Front-end IC with Current-controlled Pseudoresistor in 0.18-μm CMOS
Lee, Taeju
Hong, Soonyoung
Jung, Chongsoo
Lee, Junghyup
Je, Minkyu
[J]. JOURNAL OF SEMICONDUCTOR TECHNOLOGY AND SCIENCE, 2019, 19 (01) : 30 - 41
[36] Toward 1024-Channel Parallel Neural Recording: Modular Δ-ΔΣ Analog Front-End Architecture with 4.84fJ/C-s.mm2 Energy-Area Product
Park, Sung-Yun
Cho, Jihyun
Na, Kyounghwan
Yoon, Euisik
[J]. 2015 SYMPOSIUM ON VLSI CIRCUITS (VLSI CIRCUITS), 2015,
[37] A 340nW/Channel Neural Recording Analog Front-End Using Replica-Biasing LNAs to Tolerate 200mVpp Interfere from 350mV Power Supply
Lyu, Liangjian
Ye, Dawei
Shi, C. -J. Richard
[J]. 2019 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS (ISCAS), 2019,
[38] An 1.97μW/Ch 65nm-CMOS 8-Channel Analog Front-End Acquisition Circuit with Fast-Settling Hybrid DC Servo Loop for EEG Monitoring
Chen, Pin-Wen
Huang, Chi-Wei
Wu, Chung-Yu
[J]. 2018 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS (ISCAS), 2018,
[39] An 8-Channel Analog Front-End with a PVT-Insensitive Switched-Capacitor and Analog Combo DC Servo Loop Achieving 300mV Tolerance and 0.64s Recovery Time to Electrode-DC Offset for Physiological Signal Recording
Mu, Geng
Ye, Dawei
Lyu, Liangjian
Zhao, Xiaobin
Shi, C-J Richard
[J]. 2021 IEEE CUSTOM INTEGRATED CIRCUITS CONFERENCE (CICC), 2021,
[40] Design of a 1.8-μVrms IRN 180-dB CMRR configurable low-noise 6-channel analog front-end for neural recording systems on 180nm CMOS process
Le, Duc-Hung
Pham, The-Hung
[J]. IEICE ELECTRONICS EXPRESS, 2022, 20 (13):

← 1 2 3 4 5 →