Network Adapter for Secure Networks-on-Chip

被引:0
|
作者
Haase, Julian [1 ]
Volkens, Nico [1 ]
Goehringer, Diana [1 ,2 ]
机构
[1] Tech Univ Dresden, Chair Adapt Dynam Syst, Dresden, Germany
[2] Tech Univ Dresden, Ctr Tactile Internet Human Loop CeTI, Dresden, Germany
来源
2024 IEEE INTERNATIONAL PARALLEL AND DISTRIBUTED PROCESSING SYMPOSIUM WORKSHOPS, IPDPSW 2024 | 2024年
关键词
Network-on-Chip; Network Adapter; Security; Lightweight Encryption; MPSoC;
D O I
10.1109/IPDPSW63119.2024.00052
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
This work explores the security challenges presented by Hardware Trojans (HTs) in Network-on-Chip (NoC) and Multiprocessor System-on-Chip (MPSoC) architectures. It proposes a Network Adapter (NA) approach to mitigate these risks, thereby enhancing the security and reliability of the overall system. The NA uses Authenticated Encryption to maintain confidentiality and ensure packet integrity. In addition, retransmissions recover corrupted or deleted packets, allowing a compromised system with an HT to remain operational. The goal of this paper is to provide insights into the potential benefits and challenges of adding such NA and thus contribute to the development of secure NoC and MPSoCs for future embedded systems.
引用
收藏
页码:192 / 192
页数:1
相关论文
共 50 条
  • [31] Hybrid QoS method for Networks-on-Chip
    Lin, Shijun
    Shi, Jianghong
    Chen, Huihuang
    IEEE ANNUAL SYMPOSIUM ON VLSI (ISVLSI 2010), 2010, : 369 - 374
  • [32] A DFT architecture for asynchronous Networks-on-Chip
    Tran, Xuan-Tu
    Durupt, Jean
    Bertrand, Francois
    Beroulle, Vincent
    Robach, Chantal
    ETS 2006: ELEVENTH IEEE EUROPEAN TEST SYMPOSIUM, PROCEEDINGS, 2006, : 219 - +
  • [33] Ensuring safety and efficiency in networks-on-chip
    Kostrzewa, Adam
    Saidi, Selma
    Ecco, Leonardo
    Ernst, Rolf
    INTEGRATION-THE VLSI JOURNAL, 2017, 58 : 571 - 582
  • [34] Improved adaptive routing for networks-on-chip
    Kumar, M.
    Gaur, M. S.
    Laxmi, V.
    Daneshtalab, M.
    Zwolinski, M.
    Ko, S.
    ELECTRONICS LETTERS, 2015, 51 (25) : 2093 - 2094
  • [35] Virtual channels planning for networks-on-chip
    Huang, Ting-Chun
    Ogras, Umit Y.
    Marculescu, Radu
    ISQED 2007: PROCEEDINGS OF THE EIGHTH INTERNATIONAL SYMPOSIUM ON QUALITY ELECTRONIC DESIGN, 2007, : 879 - +
  • [36] Photonic networks-on-chip for future generations of chip multiprocessors
    Shacham, Assaf
    Bergman, Keren
    Carloni, Luca P.
    IEEE TRANSACTIONS ON COMPUTERS, 2008, 57 (09) : 1246 - 1260
  • [37] Photonic networks-on-chip: Opportunities and challenges
    Petracca, Michele
    Bergman, Keren
    Carloni, Luca P.
    PROCEEDINGS OF 2008 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOLS 1-10, 2008, : 2789 - +
  • [38] Modern architecture for photonic networks-on-chip
    Kapil Sharma
    Vivek Kumar Sehgal
    The Journal of Supercomputing, 2020, 76 : 9901 - 9921
  • [39] Side-channel protected MPSoC through secure real-time networks-on-chip
    Indrusiak, Leandro Soares
    Harbin, James
    Reinbrecht, Cezar
    Sepulveda, Johanna
    MICROPROCESSORS AND MICROSYSTEMS, 2019, 68 : 34 - 46
  • [40] Energy model of networks-on-chip and a bus
    Wolkotte, Pascal T.
    Smit, Gerard J. M.
    Kavaldjiev, Nikolay
    Becker, Jens E.
    Becker, Juergen
    2005 INTERNATIONAL SYMPOSIUM ON SYSTEM-ON-CHIP, PROCEEDINGS, 2005, : 82 - 85