Threshold voltage in FD-SOI MOSFETs

被引：4

作者：

Pananakakis, Georges ^{[1
]}

Ghibaudo, Gerard ^{[1
]}

Cristoloveanu, Sorin ^{[1
]}

机构：

[1] Univ Grenoble Alpes, IMEP, Grenoble INP, LAHC, 3 Parvis L Neel, F-38016 Grenoble, France

来源：

SOLID-STATE ELECTRONICS | 2024年 / 217卷

关键词：

Threshold voltage; Parameter extraction; MOSFET; FD-SOI; Ultrathin body; ELECTRICAL CHARACTERIZATION; CARRIER MOBILITIES; EXTRACTION; INVERSION; FDSOI; MODEL; GATE; TRANSCONDUCTANCE;

D O I：

10.1016/j.sse.2024.108947

中图分类号：

TM [电工技术]; TN [电子技术、通信技术];

学科分类号：

0808 ; 0809 ;

摘要：

The threshold voltage definition and measurement in ultrathin FD-SOI MOS transistors are revisited by comparing theoretical and pragmatic extraction techniques, including novel approaches. The respective merits and limitations of methods based on the monitoring of the potential, mobile charge, gate -to -channel capacitance and drain current are emphasized. Back -gate biasing, thickness -induced quantization, potential fluctuations and surface roughness can enhance the disparity between various extraction methods. The origin of these deviations is clarified.

引用

页数：12

共 50 条

[31] Mobility of strained and unstrained short channel FD-SOI MOSFETs: New insight by magnetoresistance
Casse, M.
Rochette, F.
Bhouri, N.
Andrieu, F.
Maude, D. K.
Mouis, M.
Reimbold, G.
Boulanger, F.
2008 SYMPOSIUM ON VLSI TECHNOLOGY, 2008, : 133 - +
[32] Thermal Evaluation of 28-nm p-type FD-SOI MOSFETs
Rossetto, Alan
Soares, Caroline
Wirth, Gilson
Pavanello, Marcelo
Wang, Ziyi
Vasileska, Dragica
2023 IEEE LATIN AMERICAN ELECTRON DEVICES CONFERENCE, LAEDC, 2023,
[33] Overestimation of Short-Channel Effects Due to Intergate Coupling in Advanced FD-SOI MOSFETs
Navarro, Carlos
Bawedin, Maryline
Andrieu, Francois
Cristoloveanu, Sorin
IEEE TRANSACTIONS ON ELECTRON DEVICES, 2014, 61 (09) : 3274 - 3281
[34] Comparison of Low-Voltage Scaling in Synchronous and Asynchronous FD-SOI Circuits
Leite, Thiago Ferreira de Paiva
Bastos, Rodrigo Possamai
Jadue, Rodrigo Iga
Fesquet, Laurent
PROCEEDINGS OF 2016 26TH INTERNATIONAL WORKSHOP ON POWER AND TIMING MODELING, OPTIMIZATION AND SIMULATION (PATMOS), 2016, : 229 - 234
[35] Low-Frequency Noise Behavior of N-channel UTBB FD-SOI MOSFETs
Theodorou, C. G.
Ioannidis, E. G.
Andrieu, F.
Poiroux, T.
Faynot, O.
Dimitriadis, C. A.
Ghibaudo, G.
2013 22ND INTERNATIONAL CONFERENCE ON NOISE AND FLUCTUATIONS (ICNF), 2013,
[36] Investigation of radiation hardness improvement by applying back-gate bias for FD-SOI MOSFETs
Kurachi, Ikuo
Kobayashi, Kazuo
Okihara, Masao
Kasai, Hiroki
Hatsui, Takaki
Hara, Kazuhiko
Miyoshi, Toshinobu
Arai, Yasuo
NUCLEAR INSTRUMENTS & METHODS IN PHYSICS RESEARCH SECTION A-ACCELERATORS SPECTROMETERS DETECTORS AND ASSOCIATED EQUIPMENT, 2019, 924 : 404 - 408
[37] New LFN and RTN analysis methodology in 28 and 14nm FD-SOI MOSFETs
Theodorou, Christoforos G.
Ioannidis, Eleftherios G.
Haendler, Sebastien
Planes, Nicolas
Josse, Emmanuel
Dimitriadis, Charalabos A.
Ghibaudo, Gerard
2015 IEEE INTERNATIONAL RELIABILITY PHYSICS SYMPOSIUM (IRPS), 2015,
[38] Intermittency-induced criticality in the random telegraph noise of nanoscale UTBB FD-SOI MOSFETs
Contoyiannis, Y.
Potirakis, S. M.
Stavrinides, S. G.
Hanias, M. P.
Tassis, D.
Theodorou, C. G.
MICROELECTRONIC ENGINEERING, 2019, 216
[39] Study of threshold voltage extraction from room temperature down to 4.2 K on 28 nm FD-SOI CMOS technology
Berlingard, Quentin
Lugo-Alvarez, Jose
Bawedin, Maryline
Contamin, Lauriane
Galy, Philippe
De Franceschi, Silvano
Meunier, Tristan
Vinet, Maud
Gaillard, Fred
Casse, Mikael
SOLID-STATE ELECTRONICS, 2022, 194
[40] PD-SOI and FD-SOI: A comparison of circuit performance
Marshall, A
Natarajan, S
ICES 2002: 9TH IEEE INTERNATIONAL CONFERENCE ON ELECTRONICS, CIRCUITS AND SYSTEMS, VOLS I-111, CONFERENCE PROCEEDINGS, 2002, : 25 - 28

← 1 2 3 4 5 →