Threshold voltage in FD-SOI MOSFETs

被引：4

作者：

Pananakakis, Georges ^{[1
]}

Ghibaudo, Gerard ^{[1
]}

Cristoloveanu, Sorin ^{[1
]}

机构：

[1] Univ Grenoble Alpes, IMEP, Grenoble INP, LAHC, 3 Parvis L Neel, F-38016 Grenoble, France

来源：

SOLID-STATE ELECTRONICS | 2024年 / 217卷

关键词：

Threshold voltage; Parameter extraction; MOSFET; FD-SOI; Ultrathin body; ELECTRICAL CHARACTERIZATION; CARRIER MOBILITIES; EXTRACTION; INVERSION; FDSOI; MODEL; GATE; TRANSCONDUCTANCE;

D O I：

10.1016/j.sse.2024.108947

中图分类号：

TM [电工技术]; TN [电子技术、通信技术];

学科分类号：

0808 ; 0809 ;

摘要：

The threshold voltage definition and measurement in ultrathin FD-SOI MOS transistors are revisited by comparing theoretical and pragmatic extraction techniques, including novel approaches. The respective merits and limitations of methods based on the monitoring of the potential, mobile charge, gate -to -channel capacitance and drain current are emphasized. Back -gate biasing, thickness -induced quantization, potential fluctuations and surface roughness can enhance the disparity between various extraction methods. The origin of these deviations is clarified.

引用

页数：12

共 50 条

[1] Threshold voltage mismatch of FD-SOI MOSFETs
Shimizu, Y
Matsuoka, T
Taniguchi, K
IEICE TRANSACTIONS ON ELECTRONICS, 2004, E87C (06): : 1013 - 1014
[2] Threshold voltage mismatch of FD-SOI MOSFETs
Shimizu, Yoshiyuki
Matsuoka, Toshimasa
Taniguchi, Kenji
IEICE Transactions on Electronics, 2004, E87-C (06) : 1013 - 1014
[3] Detailed comparison of threshold voltage extraction methods in FD-SOI MOSFETs
Pananakakis, Georges
Ghibaudo, Gerard
Cristoloveanu, Sorin
SOLID-STATE ELECTRONICS, 2023, 209
[4] Threshold voltage model of short-channel FD-SOI MOSFETs with vertical Gaussian profile
Zhang, Guohe
Shao, Zhibiao
Zhou, Kai
IEEE TRANSACTIONS ON ELECTRON DEVICES, 2008, 55 (03) : 803 - 809
[5] FD-SOI MOSFETs for the Low-Voltage Nanoscale CMOS Era
Itoh, K.
Sugii, N.
Hisamoto, D.
Tsuchiya, R.
2009 IEEE INTERNATIONAL SOI CONFERENCE, 2009, : 103 - 106
[6] A Simple Method for Extraction of Threshold Voltage of FD SOI MOSFETs
Gluszko, Grzegorz
Tomaszewski, Daniel
Malesinska, Jolanta
Kucharski, Krzysztof
MIXED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, MIXDES 2013, 2013, : 101 - 105
[7] Why are SCE overestimated in FD-SOI MOSFETs?
Navarro, C.
Bawedin, M.
Andrieu, F.
Sagnes, B.
Cristoloveanu, S.
2013 PROCEEDINGS OF THE EUROPEAN SOLID-STATE DEVICE RESEARCH CONFERENCE (ESSDERC), 2013, : 304 - 307
[8] Threshold Voltage Model of Total Ionizing Irradiated Short-Channel FD-SOI MOSFETs With Gaussian Doping Profile
Huang, Huixiang
Wei, Sufen
Pan, Jinyan
Xu, Wenbin
Chen, Chi-Cheng
Mei, Qiang
Chen, Jinhai
Geng, Li
Zhang, Zhengxuan
Du, Yong
IEEE TRANSACTIONS ON NUCLEAR SCIENCE, 2018, 65 (10) : 2679 - 2690
[9] On the Zero Temperature Coefficient in Cryogenic FD-SOI MOSFETs
Catapano, E.
Frutuoso, T. Mota
Casse, M.
Ghibaudo, G.
IEEE TRANSACTIONS ON ELECTRON DEVICES, 2023, 70 (03) : 845 - 849
[10] Enhanced threshold voltage tuning in FD-SOI MOSFET with ferroelectric buried oxide
Cristoloveanu, Sorin
Nowak, Etienne
Barbot, Justine
Grenouillet, Laurent
Radu, Ionut
SOLID-STATE ELECTRONICS, 2025, 224

← 1 2 3 4 5 →