On the Zero Temperature Coefficient in Cryogenic FD-SOI MOSFETs

被引:10
|
作者
Catapano, E. [1 ,2 ]
Frutuoso, T. Mota [2 ]
Casse, M. [2 ]
Ghibaudo, G. [1 ]
机构
[1] Univ Grenoble Alpes, Minatec, IMEP LAHC, F-38016 Grenoble, France
[2] Univ Grenoble Alpes, Minatec, CEA LETI, F-38054 Grenoble, France
基金
欧洲研究理事会;
关键词
Capacitance; Logic gates; Silicon; Scattering; MOSFET; Temperature; Phonons; Cryogenic electronics; FDSOI; modeling; zero temperature coefficient (ZTC); POINT;
D O I
10.1109/TED.2022.3215097
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
In this article, we propose an explanation of the origin of the zero-temperature coefficient (ZTC) in fully depleted-silicon on insulator (FD-SOI) MOSFETs capacitance curves from room to cryogenic temperature. It is demonstrated that the ZTC is a natural consequence of the Fermi-Dirac function controlling the carrier population. Moreover, based on transport analysis in linear region, it is proven that the ZTC point is preserved in the drain current transfer characteristics only if the mobility varies as the reciprocal temperature, i.e., if it is purely phonon scattering-limited. The inclusion of other defective scattering mechanisms dispels the ZTC point. Finally, the model developed is validated by some TCAD simulations down to deep cryogenic temperatures.
引用
收藏
页码:845 / 849
页数:5
相关论文
共 50 条
  • [1] Threshold voltage in FD-SOI MOSFETs
    Pananakakis, Georges
    Ghibaudo, Gerard
    Cristoloveanu, Sorin
    SOLID-STATE ELECTRONICS, 2024, 217
  • [2] Cryogenic Subthreshold Swing Saturation in FD-SOI MOSFETs Described With Band Broadening
    Bohuslavskyi, H.
    Jansen, A. G. M.
    Barraud, S.
    Barral, V.
    Casse, M.
    Le Guevel, L.
    Jehl, X.
    Hutin, L.
    Bertrand, B.
    Billiot, G.
    Pillonnet, G.
    Arnaud, F.
    Galy, P.
    De Franceschi, S.
    Vinet, M.
    Sanquer, M.
    IEEE ELECTRON DEVICE LETTERS, 2019, 40 (05) : 784 - 787
  • [3] Threshold voltage mismatch of FD-SOI MOSFETs
    Shimizu, Y
    Matsuoka, T
    Taniguchi, K
    IEICE TRANSACTIONS ON ELECTRONICS, 2004, E87C (06): : 1013 - 1014
  • [4] Temperature dependence of ESD effects on 28 nm FD-SOI MOSFETs
    Xiao, Yiping
    Liu, Chaoming
    Zhang, Yanqing
    Qi, Chunhua
    Ma, Guoliang
    Wang, Tianqi
    Huo, Mingxue
    ENGINEERING REPORTS, 2024, 6 (03)
  • [5] Threshold voltage mismatch of FD-SOI MOSFETs
    Shimizu, Yoshiyuki
    Matsuoka, Toshimasa
    Taniguchi, Kenji
    IEICE Transactions on Electronics, 2004, E87-C (06) : 1013 - 1014
  • [6] Why are SCE overestimated in FD-SOI MOSFETs?
    Navarro, C.
    Bawedin, M.
    Andrieu, F.
    Sagnes, B.
    Cristoloveanu, S.
    2013 PROCEEDINGS OF THE EUROPEAN SOLID-STATE DEVICE RESEARCH CONFERENCE (ESSDERC), 2013, : 304 - 307
  • [7] Accurate small-signal modeling of FD-SOI MOSFETs
    Kim, GC
    Shimizu, Y
    Murakami, B
    Goto, M
    Ueda, K
    Kihara, T
    Matsuoka, T
    Taniguchi, K
    IEICE TRANSACTIONS ON ELECTRONICS, 2006, E89C (04) : 517 - 519
  • [8] Thermal broadening of the electron mobility distribution in FD-SOI MOSFETs
    Umana-Membreno, G. A.
    Akhavan, N. D.
    Antoszewski, J.
    Faraone, L.
    Cristoloveanu, S.
    2020 JOINT INTERNATIONAL EUROSOI WORKSHOP AND INTERNATIONAL CONFERENCE ON ULTIMATE INTEGRATION ON SILICON (EUROSOI-ULIS), 2020,
  • [9] Bias-Engineered Mobility in Advanced FD-SOI MOSFETs
    Fernandez, Cristina
    Rodriguez, Noel
    Ohata, Akiko
    Gamiz, Francisco
    Andrieu, Francois
    Fenouillet-Beranger, Claire
    Faynot, Olivier
    Cristoloveanu, Sorin
    IEEE ELECTRON DEVICE LETTERS, 2013, 34 (07) : 840 - 842
  • [10] Effect of Negative Back Bias on FD-SOI Device Parameters down to Cryogenic Temperature
    Bhardwaj, Anuj
    Singh, Sujit K.
    Mishra, Anand
    Petit, David
    Paolini, Francois
    Dixit, Abhisek
    2022 IEEE LATIN AMERICAN ELECTRON DEVICES CONFERENCE (LAEDC), 2022,