Novel Multi-Level Coding and Architecture Enabling Fast Random Access for Flash Memory

被引：0

作者：

Shibata, Noboru ^{[1
]}

Uchikawa, Hironori ^{[1
]}

Shibuya, Taira ^{[2
]}

Inoue, Hirofumi ^{[3
]}

机构：

[1] Kioxia Corp, Inst Memory Technol Res & Dev, Tokyo, Japan

[2] Kioxia Corp, Memory Div, Tokyo, Japan

[3] Kioxia Corp, Memory Dev Strategy Div, Tokyo, Japan

来源：

2024 IEEE INTERNATIONAL MEMORY WORKSHOP, IMW | 2024年

关键词：

flash memory; storage class memory (SCM); random read latency; SLC (1bit/cell); X1.5 (3bit/2cell); MLC (2bit/cell); TLC (3bit/cell); QLC (4bit/cell); PLC (5bit/cell); HLC (6bit/cell);

D O I：

10.1109/IMW59701.2024.10536951

中图分类号：

TP3 [计算技术、计算机技术];

学科分类号：

0812 ;

摘要：

This study introduces a novel multi-level coding and architecture designed to enhance random access time in multi-level flash memory. By employing a strategy of sharing and storing multi-level data across multiple memory cells, we address the challenge of increased read cycles typically associated with multi-level data. This architecture, which does not require new processes or materials, achieves one-cycle reading in MLC, equating its random access time with that of SLC, and ensures rapid random access in TLC.

引用

下载

页数：4

共 50 条

[21] Novel self-convergent programming scheme for multi-level P-channel flash memory
Shen, SJ
Yang, CS
Wang, YS
Hsu, CCH
Chang, SD
Rodjy, N
Wang, AC
INTERNATIONAL ELECTRON DEVICES MEETING - 1997, TECHNICAL DIGEST, 1997, : 287 - 290
[22] Performance Coding: Codes for Fast Write and Read in Multi-Level NVMs
Hemo, Evyatar
Cassuto, Yuval
IEEE TRANSACTIONS ON COMMUNICATIONS, 2015, 63 (03) : 581 - 591
[23] A novel ferroelectric nanopillar multi-level cell memory
Lee, Hyeongu
Shin, Mincheol
SOLID-STATE ELECTRONICS, 2023, 200
[24] Content-aware Encoding for Improving Energy Efficiency in Multi-Level Cell Resistive Random Access Memory
Hajimiri, Hadi
Mishra, Prabhat
Bhunia, Swarup
Long, Branden
Li, Yibo
Jha, Rashmi
PROCEEDINGS OF THE 2013 IEEE/ACM INTERNATIONAL SYMPOSIUM ON NANOSCALE ARCHITECTURES (NANOARCH), 2013, : 76 - 81
[25] Modeling the conduction mechanisms of intrinsic multi-level states in HfOx-based resistive random access memory
Cheng, Shenghua
Wang, Xiaohu
Zhang, Hao
Liu, Yongbo
Shen, Tingying
Li, Xinyi
Gao, Bin
Qian, He
APPLIED PHYSICS LETTERS, 2023, 123 (04)
[26] Improvement of State Stability in Multi-Level Resistive Random-Access Memory (RRAM) Array for Neuromorphic Computing
Feng, Yulin
Huang, Peng
Zhao, Yudi
Shan, Yihao
Zhang, Yizhou
Zhou, Zheng
Liu, Lifeng
Liu, Xiaoyan
Kang, Jinfeng
IEEE ELECTRON DEVICE LETTERS, 2021, 42 (08) : 1168 - 1171
[27] The E8 Lattice and Error Correction in Multi-Level Flash Memory
Kurkoski, Brian M.
2011 IEEE INTERNATIONAL CONFERENCE ON COMMUNICATIONS (ICC), 2011,
[28] An Efficient Equalization Technique for Multi-Level Cell Flash Memory Storage Systems
Ashrafi, Reza A.
Pusane, Ali E.
2017 25TH SIGNAL PROCESSING AND COMMUNICATIONS APPLICATIONS CONFERENCE (SIU), 2017,
[29] A multi-level memory system architecture for high performance DSP applications
Agarwala, S
Fuoco, C
Anderson, T
Comisky, D
Mobley, C
2000 IEEE INTERNATIONAL CONFERENCE ON COMPUTER DESIGN: VLSI IN COMPUTERS & PROCESSORS, PROCEEDINGS, 2000, : 408 - 413
[30] Concatenated LDPC-TCM Coding for Reliable Storage in Multi-level Flash Memories
Xu, Quan
Gong, Pu
Chen, Thomas M.
2014 9TH INTERNATIONAL SYMPOSIUM ON COMMUNICATION SYSTEMS, NETWORKS & DIGITAL SIGNAL PROCESSING (CSNDSP), 2014, : 166 - 170

← 1 2 3 4 5 →