An Overview of Computing-in-Memory Circuits With DRAM and NVM

被引:6
|
作者
Kim, Sangjin [1 ]
Yoo, Hoi-Jun [1 ]
机构
[1] Korea Adv Inst Sci & Technol, Sch Elect Engn, Daejeon 34141, South Korea
关键词
Computing-in-memory; dynamic random access memory; non-volatile memory; magnetic random access memory; resistive random access memory; phase change memory; hardware for artificial intelligence; SRAM MACRO;
D O I
10.1109/TCSII.2023.3333851
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
Computing-in-memory (CIM) has emerged as an energy-efficient hardware solution for machine learning and AI. While static random access memory (SRAM)-based CIM has been prevalent, growing attention is directed towards leveraging dynamic random access memory (DRAM) and non-volatile memory (NVM) with its unique characteristics such as high-density and non-volatility. This brief reviews the evolving trends in DRAM and NVM-based CIM, which have faced unique challenges that arise from SRAM despite their advantages. For instance, the DRAM cell's density comes with leakage and refresh issues, impacting efficiency and computing accuracy. NVM-CIM faces computing accuracy challenges of resistance-based computation with low signal margins and non-linear characteristics. This tutorial discusses the current status and future directions in DRAM-CIM and NVM-CIM research, which address the abovementioned challenge.
引用
收藏
页码:1626 / 1631
页数:6
相关论文
共 50 条
  • [11] HMVFS: A Versioning File System on DRAM/NVM Hybrid Memory
    Zheng, Shengan
    Liu, Hao
    Huang, Linpeng
    Shen, Yanyan
    Zhu, Yanmin
    JOURNAL OF PARALLEL AND DISTRIBUTED COMPUTING, 2018, 120 : 355 - 368
  • [12] Energy-Efficient Hybrid DRAM/NVM Main Memory
    Hassan, Ahmad
    Vandierendonck, Hans
    Nikolopoulos, Dimitrios S.
    2015 INTERNATIONAL CONFERENCE ON PARALLEL ARCHITECTURE AND COMPILATION (PACT), 2015, : 492 - 493
  • [13] Challenges and Opportunities for Computing-in-Memory Chips
    Qiu, Xiang
    PROCEEDINGS OF THE 2023 INTERNATIONAL SYMPOSIUM ON PHYSICAL DESIGN, ISPD 2023, 2023, : 194 - 194
  • [14] Language Runtime Support for NVM/DRAM Hybrid Main Memory
    Nakagawa, Gaku
    Oikawa, Shuichi
    2014 IEEE COOL CHIPS XVII, 2014,
  • [15] Computing-in-Memory with Ferroelectric Materials and Beyond
    Lu, Darsen D.
    2023 INTERNATIONAL VLSI SYMPOSIUM ON TECHNOLOGY, SYSTEMS AND APPLICATIONS, VLSI-TSA/VLSI-DAT, 2023,
  • [16] On Gate Flip Errors in Computing-In-Memory
    Chowdhury, Zamshed, I
    Cilasun, Husrev
    Resch, Salonik
    Zabihi, Masoud
    Lv, Yang
    Zink, Brandon
    Wang, Jian-Ping
    Sapatnekar, Sachin S.
    Karpuzcu, Ulya R.
    2024 DESIGN, AUTOMATION & TEST IN EUROPE CONFERENCE & EXHIBITION, DATE, 2024,
  • [17] A full spectrum of computing-in-memory technologies
    Sun, Zhong
    Kvatinsky, Shahar
    Si, Xin
    Mehonic, Adnan
    Cai, Yimao
    Huang, Ru
    NATURE ELECTRONICS, 2023, 6 (11) : 823 - 835
  • [18] Research Status of Computing-in-Memory Technology
    Li J.-N.
    Yao P.
    Jie L.
    Tang J.-S.
    Wu D.
    Gao B.
    Qian H.
    Wu H.-Q.
    Tien Tzu Hsueh Pao/Acta Electronica Sinica, 2024, 52 (04): : 1103 - 1117
  • [19] Selective DRAM cache bypassing for improving bandwidth on DRAM/NVM hybrid main memory systems
    Ro, Yuhwan
    Sung, Minchul
    Park, Yongjun
    Ahn, Jung Ho
    IEICE ELECTRONICS EXPRESS, 2017, 14 (11):
  • [20] DRAM and NVM product visions
    Eggers, H
    2002 7TH INTERNATIONAL SYMPOSIUM ON PLASMA- AND PROCESS-INDUCED DAMAGE, 2002, : 1 - 3