The 3D Monolithically Integrated Hardware Based Neural System with Enhanced Memory Window of the Volatile and Non-Volatile Devices

被引:1
|
作者
Jeon, Yu-Rim [1 ]
Seo, Donguk [2 ]
Lee, Yoonmyung [2 ]
Akinwande, Deji [1 ]
Choi, Changhwan [3 ]
机构
[1] Univ Texas Austin, Dept Elect & Comp Engn, Austin, TX 78172 USA
[2] Sungkyunkwan Univ, Dept Elect & Comp Engn, Suwon 16419, South Korea
[3] Hanyang Univ, Div Mat Sci & Engn, Seoul 04763, South Korea
基金
新加坡国家研究基金会;
关键词
3D neuromorphic system; CMOS integration; convolutional neural network; high k metal oxide; RRAM; synaptic device; transistor; wafer bonding;
D O I
10.1002/advs.202402667
中图分类号
O6 [化学];
学科分类号
0703 ;
摘要
3D neuromorphic hardware system is first demonstrated in neuromorphic application as on-chip level by integrating array devices with CMOS circuits after wafer bonding (WB) and interconnection process. The memory window of synaptic device is degraded after WB and 3 Dimesional (3D) integration due to process defects and thermal stress. To address this degradation, Ag diffusion in materials of Ta2O5 and HfO2 is studied in a volatile memristor, furthermore, the interconnection and gate metal Ru are investigated to reduce defective traps of gate interface in non-volatile memory devices. As a result, a memory window is improved over 106 in both types of devices. Improved and 3D integrated 12 x 14 array devices are identified in the synaptic characteristics according to the change of the synaptic weight from the interconnected Test Element Group (TEG) of the Complementary Metal Oxide Semiconductor (CMOS) circuits. The trained array devices present recognizable image of letters, achieving an accuracy rate of 92% when utilizing a convolutional neural network, comparing the normalized accuracy of 93% achieved by an ideal synapse device. This study proposes to modulate the memory windows up to 106 in an integrated hardware-based neural system, considering the possibility of device degradation in both volatile and non-volatile memory devices demonstrated by the hardware neural system. Monolithically 3D integrated on-chip neural system is demonstrated using CMOS circuits, considering the degradation of memory window after wafer bonding and interconnection processes. Ag diffusion in bi-layer is studied in volatile memristors. Additionally, interconnection and gate metal are investigated to reduce defective traps in non-volatile transistor. A memory window is improved over 106 in both types of devices. image
引用
收藏
页数:10
相关论文
共 50 条
  • [31] Memory characteristics of anthracene-based polyimides in non-volatile resistive memory devices
    Lee, Seung-Hyun
    Park, Sechang
    Choi, Ju-Young
    Choi, Yun-Je
    Ji, Hyung Woo
    Joung, Hyeyoung
    Kim, Dam-Bi
    Yoon, Kang-Hoon
    Ji, Gyumin
    Choi, Daeho
    Lee, Jaekang
    Paeng, Ki-Jung
    Yang, Jaesung
    Cho, Soohaeng
    Chung, Chan-Moon
    [J]. MATERIALS ADVANCES, 2023, 4 (22): : 5706 - 5715
  • [32] Non-volatile memory based on silicon nanoclusters
    Novikov, Yu. N.
    [J]. SEMICONDUCTORS, 2009, 43 (08) : 1040 - 1045
  • [33] A Graphene-Based Non-Volatile Memory
    Loisel, Loic
    Maurice, Ange
    Lebental, Berengere
    Vezzoli, Stefano
    Cojocaru, Costel-Sorin
    Tay, Beng Kang
    [J]. CARBON NANOTUBES, GRAPHENE, AND EMERGING 2D MATERIALS FOR ELECTRONIC AND PHOTONIC DEVICES VIII, 2015, 9552
  • [34] Non-volatile memory based on solid electrolytes
    Kozicki, MN
    Gopalan, C
    Balakrishnan, M
    Park, M
    Mitkova, M
    [J]. 2004 NON-VOLATILE MEMORY TECHNOLOGY SYMPOSIUM, PROCEEDINGS, 2004, : 10 - 17
  • [35] Non-volatile memory based on silicon nanoclusters
    Yu. N. Novikov
    [J]. Semiconductors, 2009, 43 : 1040 - 1045
  • [36] Enhancement of memory window in short channel non-volatile memory devices using double layer tungsten nanocrystals
    Samanta, SK
    Singh, PK
    Yoo, WJ
    Samudra, G
    Yeo, YC
    Bera, LK
    Balasubramanian, N
    [J]. IEEE INTERNATIONAL ELECTRON DEVICES MEETING 2005, TECHNICAL DIGEST, 2005, : 177 - 180
  • [37] Recent progress in gold nanoparticle-based non-volatile memory devices
    Jang-Sik Lee
    [J]. Gold Bulletin, 2010, 43 : 189 - 199
  • [38] Fluorenone/carbazole based bipolar small molecules for non-volatile memory devices
    Yang, Jia-Qin
    Ting, Li-Yu
    Wang, Ruopeng
    Mao, Jing-Yu
    Ren, Yi
    Chang, Chih-Li
    Yeh, Chun-Ming
    Chou, Ho-Hsiu
    Zhou, Ye
    Han, Su-Ting
    [J]. ORGANIC ELECTRONICS, 2020, 78
  • [39] Recent progress in gold nanoparticle-based non-volatile memory devices
    Lee, Jang-Sik
    [J]. GOLD BULLETIN, 2010, 43 (03): : 189 - 199
  • [40] An In-memory Booth Multiplier Based on Non-volatile Memory for Neural Network Applications
    Wu, Jiayao
    Wang, YiJiao
    Yang, Zhi
    He, Kuiqing
    Wang, Pengxu
    Zhao, Weisheng
    [J]. PROCEEDINGS OF THE 17TH ACM INTERNATIONAL SYMPOSIUM ON NANOSCALE ARCHITECTURES, NANOARCH 2022, 2022,