A performance-centric ML-based multi-application mapping technique for regular Network-on-Chip

被引：0
|
作者：
Choudhary, Jitesh [1 ,2 ]
Sudarsan, Chitrapu Sai [1 ]
Soumya, J. [1 ]
机构：
[1] BITS-Pilani, Hyderabad Campus, Hyderabad, India
[2] Centre for Development of Advanced Computing, India
来源：
Memories - Materials, Devices, Circuits and Systems | 2023年 / 4卷
关键词：
37;
D O I：
10.1016/j.memori.2023.100059
中图分类号：
学科分类号：
摘要：
引用
收藏
相关论文
共 50 条
  • [1] Online multi-application mapping in photonic Network-on-Chip with mesh topology
    Reza, Akram
    OPTICAL SWITCHING AND NETWORKING, 2017, 25 : 100 - 108
  • [2] Multi-Application Mapping onto a Switch-Based Reconfigurable Network-on-Chip Architecture
    Soumya, J.
    Babu, K. Niranjan
    Chattopadhyay, Santanu
    JOURNAL OF CIRCUITS SYSTEMS AND COMPUTERS, 2017, 26 (11)
  • [3] Multi-Application Network-on-Chip Design using Global Mapping and Local Reconfiguration
    Soumya, J.
    Sharma, Ashish
    Chattopadhyay, Santanu
    ACM TRANSACTIONS ON RECONFIGURABLE TECHNOLOGY AND SYSTEMS, 2014, 7 (02)
  • [4] Performance constrained multi-application network on chip core mapping
    B. Naresh Kumar Reddy
    Dharavath Kishan
    B. Veena Vani
    International Journal of Speech Technology, 2019, 22 : 927 - 936
  • [5] Performance constrained multi-application network on chip core mapping
    Reddy, B. Naresh Kumar
    Kishan, Dharavath
    Vani, B. Veena
    INTERNATIONAL JOURNAL OF SPEECH TECHNOLOGY, 2019, 22 (04) : 927 - 936
  • [6] Temperature-aware multi-application mapping on network-on-chip based many-core systems
    Cao, Shan
    Salcic, Zoran
    Li, Zhaolin
    Wei, Shaojun
    Ding, Yingtao
    MICROPROCESSORS AND MICROSYSTEMS, 2016, 46 : 149 - 160
  • [7] Multi-Application based Network-on-Chip Design for Mesh-of-Tree topology using Global Mapping and Reconfigurable Architecture
    Upadhyay, Mohit
    Shah, Monil
    Bhanu, P. Veda
    Soumya, J.
    Cenkarmaddi, Linga Reddy
    2019 32ND INTERNATIONAL CONFERENCE ON VLSI DESIGN AND 2019 18TH INTERNATIONAL CONFERENCE ON EMBEDDED SYSTEMS (VLSID), 2019, : 527 - 528
  • [8] Balancing 3D Network-on-Chip Latency in Multi-Application Mapping based on M/G/1 Delay Model
    Feng, Gui
    Ge, Fen
    Wu, Ning
    WORLD CONGRESS ON ENGINEERING AND COMPUTER SCIENCE, WCECS 2015, VOL I, 2015, : 17 - 22
  • [9] Balancing On-Chip Network Latency in Multi-Application Mapping for Chip-Multiprocessors
    Zhu, Di
    Chen, Lizhong
    Yue, Siyu
    Pinkston, Timothy M.
    Pedram, Massoud
    2014 IEEE 28TH INTERNATIONAL PARALLEL AND DISTRIBUTED PROCESSING SYMPOSIUM, 2014,
  • [10] Performance Evaluation of Application Mapping Approaches for Network-on-Chip Designs
    Amin, Waqar
    Hussain, Fawad
    Anjum, Sheraz
    Khan, Sarzamin
    Baloch, Naveed Khan
    Nain, Zulqar
    Kim, Sung Won
    IEEE ACCESS, 2020, 8 : 63607 - 63631
12345