A performance-centric ML-based multi-application mapping technique for regular Network-on-Chip

被引：0
|
作者：
Choudhary, Jitesh [1 ,2 ]
Sudarsan, Chitrapu Sai [1 ]
Soumya, J. [1 ]
机构：
[1] BITS-Pilani, Hyderabad Campus, Hyderabad, India
[2] Centre for Development of Advanced Computing, India
来源：
Memories - Materials, Devices, Circuits and Systems | 2023年 / 4卷
关键词：
37;
D O I：
10.1016/j.memori.2023.100059
中图分类号：
学科分类号：
摘要：
引用
收藏
相关论文
共 50 条
  • [21] Reliability-aware application mapping onto mesh based Network-on-Chip
    Chatterjee, Navonil
    Mukherjee, Priyajit
    Chattopadhyay, Santanu
    INTEGRATION-THE VLSI JOURNAL, 2018, 62 : 92 - 113
  • [22] Traffic-Aware Application Mapping for Network-on-Chip based Multiprocessor System-on-Chip
    Yang, Lei
    Liu, Weichen
    Jiang, Weiwen
    Zhang, Wei
    Li, Mengquan
    Yi, Juan
    Liu, Duo
    Sha, Edwin H. -M.
    2015 IEEE 17TH INTERNATIONAL CONFERENCE ON HIGH PERFORMANCE COMPUTING AND COMMUNICATIONS, 2015 IEEE 7TH INTERNATIONAL SYMPOSIUM ON CYBERSPACE SAFETY AND SECURITY, AND 2015 IEEE 12TH INTERNATIONAL CONFERENCE ON EMBEDDED SOFTWARE AND SYSTEMS (ICESS), 2015, : 571 - 576
  • [23] Artificial Bee Colony Based Mapping for Application Specific Network-on-Chip Design
    Deng, Zhi
    Gu, Huaxi
    Feng, Haizhou
    Shu, Baojian
    ADVANCES IN SWARM INTELLIGENCE, PT I, 2011, 6728 : 285 - 292
  • [24] A Constructive Heuristic for Application Mapping onto an Express Channel based Network-on-Chip
    D'souza, Sandeep
    Soumya, J.
    Chattopadhyay, Santanu
    2015 19TH INTERNATIONAL SYMPOSIUM ON VLSI DESIGN AND TEST (VDAT), 2015,
  • [25] A Multi-Phase Based Multi-Application Mapping Approach for Many-Core Networks-on-Chip
    Ge, Fen
    Cui, Chenchen
    Zhou, Fang
    Wu, Ning
    MICROMACHINES, 2021, 12 (06)
  • [26] Fault-Tolerant Application Mapping on Mesh-of-Tree based Network-on-Chip
    Bhanu, P. Veda
    Soumya, J.
    JOURNAL OF SYSTEMS ARCHITECTURE, 2021, 116
  • [27] Projective Geometry and Precedence Constraint based Application Mapping on Multicore Network-On-Chip Systems
    Porwal, Janak
    Diwale, Sanket
    Kumar, Vinay B. Y.
    Patkar, Sachin B.
    2014 INTERNATIONAL SYMPOSIUM ON VLSI DESIGN, AUTOMATION AND TEST (VLSI-DAT), 2014,
  • [28] Effect of Core Ordering on Application Mapping Onto Mesh Based Network-On-Chip Design
    Roy, Abhisek
    Manna, Kanchan
    Chattapadhay, Santanu
    2015 2ND INTERNATIONAL CONFERENCE ON COMPUTING FOR SUSTAINABLE GLOBAL DEVELOPMENT (INDIACOM), 2015, : 363 - 369
  • [29] Fault-Tolerant Application Mapping on Mesh-of-Tree based Network-on-Chip
    Bhanu, P. Veda
    Soumya, J.
    Journal of Systems Architecture, 2021, 116
  • [30] Fault-Tolerant Application Mapping on to ZMesh topology based Network-on-Chip Design
    Bhanu, P. Veda
    Mandapati, Nikita
    Soumya, J.
    Cenkeramaddi, Linga Reddy
    PROCEEDINGS OF THE 15TH IEEE CONFERENCE ON INDUSTRIAL ELECTRONICS AND APPLICATIONS (ICIEA 2020), 2020, : 142 - 147
12345