Design of MCI single and symmetrical on-chip spiral inductors

被引:0
|
作者
Bo Han [1 ,2 ]
Shibing Wang [1 ]
Xiaofeng Shi [1 ]
机构
[1] School of Computer and Information Engineering,Fuyang Teachers College
[2] Department of Electronic Science and Technology,University of Science and Technology of
关键词
D O I
暂无
中图分类号
TM55 [电感器、线圈、扼流圈];
学科分类号
摘要
In this paper,the MCI(multipath crossover interconnection)technique for octagon single and symmetrical spiral inductors has been presented to improve the quality factor.The metal wires of the single and symmetrical inductors formed by the top metal are divided into multiple segments according to the depth of the skin effects.The outermost path of the metal is crossover-interconnected to the innermost path by the underlayer metal and via The crossover technique makes the lengths of the total current paths between two ports approximately equal to each other.Therefore,the induced magnetic flux and resistance of each path can be balanced and the Q-factor of spiral inductors can be enhanced.The proposed MCI technique has been validated by the electromagnetic simulation with the 130-nm 1P6M SiGe BiCMOS process.For the devices with occupying areas of 240 240 μm2,results of electromagnetic simulation show that about 24%improvement in the Q-peak(3.3 GHz)of the MCI single inductor as compared to conventional single inductors(3.1 GHz),and about 88.1%improvement in the Q-peak(3.2 GHz)of the MCI symmetrical inductor as compared to conventional symmetrical inductors(1.8 GHz).
引用
收藏
页码:92 / 96
页数:5
相关论文
共 50 条
  • [31] Electrical Modeling of On-Chip Spiral Inductors Based on Graphene Ribbons
    Yuan, Meng-Jiao
    Wang, Da-Wei
    Zhao, Wen-Sheng
    2022 INTERNATIONAL CONFERENCE ON MICROWAVE AND MILLIMETER WAVE TECHNOLOGY (ICMMT), 2022,
  • [32] Analysis of on-chip spiral inductors using the distributed capacitance model
    Wu, CH
    Tang, CC
    Liu, SI
    IEEE JOURNAL OF SOLID-STATE CIRCUITS, 2003, 38 (06) : 1040 - 1044
  • [33] A simplified distribution parasitic capacitance model for on-chip spiral inductors
    Masuda, T
    Kodama, A
    Nakamura, T
    Shiramizu, N
    Wada, S
    Hashimoto, T
    Washio, K
    2006 TOPICAL MEETING ON SILICON MONOLITHIC INTEGRATED CIRCUITS IN RF SYSTEMS, DIGEST OF PAPERS, 2006, : 111 - +
  • [34] Analysis of on-chip spiral inductors using the distributed capacitance model
    Wi, CH
    Tang, CC
    Liu, SI
    2002 IEEE ASIA-PACIFIC CONFERENCE ON ASIC PROCEEDINGS, 2002, : 259 - 262
  • [35] A novel equivalent circuit and parameter extraction for on-chip spiral inductors
    Zhu, Y. F.
    Lu, J. X.
    Wu, Z. J.
    Zhao, L.
    Shen, Y.
    Tang, X. S.
    Huang, F. Y.
    ASICON 2007: 2007 7TH INTERNATIONAL CONFERENCE ON ASIC, VOLS 1 AND 2, PROCEEDINGS, 2007, : 1126 - 1128
  • [36] Double-πfully scalable model for on-chip spiral inductors
    刘军
    钟琳
    王皇
    艾进才
    孙玲玲
    余志平
    Marissa Condon
    半导体学报, 2012, 33 (08) : 71 - 81
  • [37] A physical model for on-chip spiral inductors with accurate substrate modeling
    Huo, X.
    Chan, Philip C. H.
    Chen, Kevin J.
    Luong, Howard C.
    IEEE TRANSACTIONS ON ELECTRON DEVICES, 2006, 53 (12) : 2942 - 2949
  • [38] Model description and parameter extraction of on-chip spiral inductors for MMICs
    Yin, WY
    Pan, SJ
    Li, LW
    Gan, YB
    INTERNATIONAL JOURNAL OF RF AND MICROWAVE COMPUTER-AIDED ENGINEERING, 2004, 14 (02) : 111 - 121
  • [39] On the selection of on-chip inductors for the optimal VCO design
    Zhan, Y
    Harjani, R
    Sapatnekar, SS
    PROCEEDINGS OF THE IEEE 2004 CUSTOM INTEGRATED CIRCUITS CONFERENCE, 2004, : 277 - 280
  • [40] Design and Analysis of On-Chip Spiral Inductors Using Automatic Generated Layouts through SKILL Code
    Abhishek, K.
    Harini, K.
    Rachana, B.
    Sobhana, T.
    Dhanabal, R.
    2018 3RD INTERNATIONAL CONFERENCE ON ELECTRICAL, ELECTRONICS, COMMUNICATION, COMPUTER, AND OPTIMIZATION TECHNIQUES (ICEECCOT - 2018), 2018, : 887 - 891