SYSTOLIC ARRAY IMPLEMENTATION OF ARTIFICIAL NEURAL NETWORKS

被引：6

作者：

ASARI, KV

ESWARAN, C

机构：

[1] Department of Electrical Engineering, Indian Institute of Technology, Madras

来源：

MICROPROCESSORS AND MICROSYSTEMS | 1994年 / 18卷 / 08期

关键词：

DIGITAL CIRCUITS; LEARNING RULE; NEURAL NET;

D O I：

10.1016/0141-9331(94)90096-5

中图分类号：

TP3 [计算技术、计算机技术];

学科分类号：

0812 ;

摘要：

This paper describes systolic implementation schemes for Hopfield and Hamming nets using completely digital circuits. In the proposed architecture, input data are passed through the neurons on a time share basis, weights are stored in digital shift registers and no separate threshold detectors are used. The architecture provides massive parallelism, reprogrammability and can be expanded by cascading identical chips.

引用

页码：481 / 488

页数：8

共 50 条

[31] Field programmable gate array implementation of a fault location system in transmission lines based on artificial neural networks
Ezquerra, J.
Valverde, V.
Mazon, A. J.
Zamora, I.
Zamora, J. J.
IET GENERATION TRANSMISSION & DISTRIBUTION, 2011, 5 (02) : 191 - 198
[32] Memory_based processor array for artificial neural networks
Kim, Y
Noh, MJ
Han, TD
Kim, SD
Yang, SB
1997 IEEE INTERNATIONAL CONFERENCE ON NEURAL NETWORKS, VOLS 1-4, 1997, : 969 - 974
[33] SaARSP: An Architecture for Systolic-Array Acceleration of Recurrent Spiking Neural Networks
Lee, Jeong-Jun
Zhang, Wenrui
Xie, Yuan
Li, Peng
ACM JOURNAL ON EMERGING TECHNOLOGIES IN COMPUTING SYSTEMS, 2022, 18 (04)
[34] Configurable Multi-directional Systolic Array Architecture for Convolutional Neural Networks
Xu, Rui
Ma, Sheng
Wang, Yaohua
Chen, Xinhai
Guo, Yang
ACM TRANSACTIONS ON ARCHITECTURE AND CODE OPTIMIZATION, 2021, 18 (04)
[35] Parallel implementation of backpropagation neural networks on a heterogeneous array of transputers
Foo, SK
Saratchandran, P
Sundararajan, N
IEEE TRANSACTIONS ON SYSTEMS MAN AND CYBERNETICS PART B-CYBERNETICS, 1997, 27 (01): : 118 - 126
[36] Flash Memory Array for Efficient Implementation of Deep Neural Networks
Han, Runze
Xiang, Yachen
Huang, Peng
Shan, Yihao
Liu, Xiaoyan
Kang, Jinfeng
ADVANCED INTELLIGENT SYSTEMS, 2021, 3 (05)
[37] CMSA: Configurable Multi-directional Systolic Array for Convolutional Neural Networks
Xu, Rui
Ma, Sheng
Wang, Yaohua
Guo, Yang
2020 IEEE 38TH INTERNATIONAL CONFERENCE ON COMPUTER DESIGN (ICCD 2020), 2020, : 494 - 497
[38] Digital implementation of artificial neural networks: From VHDL description to FPGA implementation
Izeboudjen, N
Farah, A
Titri, S
Boumeridja, H
ENGINEERING APPLICATIONS OF BIO-INSPIRED ARTIFICIAL NEURAL NETWORKS, VOL II, 1999, 1607 : 139 - 148
[39] Hardware implementation of memristor-based artificial neural networks
Aguirre, Fernando
Sebastian, Abu
Le Gallo, Manuel
Song, Wenhao
Wang, Tong
Yang, J. Joshua
Lu, Wei
Chang, Meng-Fan
Ielmini, Daniele
Yang, Yuchao
Mehonic, Adnan
Kenyon, Anthony
Villena, Marco A.
Roldan, Juan B.
Wu, Yuting
Hsu, Hung-Hsi
Raghavan, Nagarajan
Sune, Jordi
Miranda, Enrique
Eltawil, Ahmed
Setti, Gianluca
Smagulova, Kamilya
Salama, Khaled N.
Krestinskaya, Olga
Yan, Xiaobing
Ang, Kah-Wee
Jain, Samarth
Li, Sifan
Alharbi, Osamah
Pazos, Sebastian
Lanza, Mario
NATURE COMMUNICATIONS, 2024, 15 (01)
[40] Hardware implementation of memristor-based artificial neural networks
Fernando Aguirre
Abu Sebastian
Manuel Le Gallo
Wenhao Song
Tong Wang
J. Joshua Yang
Wei Lu
Meng-Fan Chang
Daniele Ielmini
Yuchao Yang
Adnan Mehonic
Anthony Kenyon
Marco A. Villena
Juan B. Roldán
Yuting Wu
Hung-Hsi Hsu
Nagarajan Raghavan
Jordi Suñé
Enrique Miranda
Ahmed Eltawil
Gianluca Setti
Kamilya Smagulova
Khaled N. Salama
Olga Krestinskaya
Xiaobing Yan
Kah-Wee Ang
Samarth Jain
Sifan Li
Osamah Alharbi
Sebastian Pazos
Mario Lanza
Nature Communications, 15

← 1 2 3 4 5 →