共 50 条
- [1] Parallel Time Batching: Systolic-Array Acceleration of Sparse Spiking Neural Computation [J]. 2022 IEEE INTERNATIONAL SYMPOSIUM ON HIGH-PERFORMANCE COMPUTER ARCHITECTURE (HPCA 2022), 2022, : 317 - 330
- [2] Systolic-Array Spiking Neural Accelerators with Dynamic Heterogeneous Voltage Regulation [J]. 2021 INTERNATIONAL JOINT CONFERENCE ON NEURAL NETWORKS (IJCNN), 2021,
- [7] Neural Architecture Search for Spiking Neural Networks [J]. COMPUTER VISION, ECCV 2022, PT XXIV, 2022, 13684 : 36 - 56
- [8] A Novel Systolic Parallel Hardware Architecture for the FPGA Acceleration of Feedforward Neural Networks [J]. IEEE ACCESS, 2019, 7 : 76084 - 76103
- [9] Two-Dimensional Systolic-Array Architecture for Pixel-Level Vision Tasks [J]. REAL-TIME IMAGE AND VIDEO PROCESSING 2010, 2010, 7724