SYSTOLIC ARRAY IMPLEMENTATION OF ARTIFICIAL NEURAL NETWORKS

被引：6
|
作者：
ASARI, KV
ESWARAN, C
机构：
[1] Department of Electrical Engineering, Indian Institute of Technology, Madras
来源：
MICROPROCESSORS AND MICROSYSTEMS | 1994年 / 18卷 / 08期
关键词：
DIGITAL CIRCUITS; LEARNING RULE; NEURAL NET;
D O I：
10.1016/0141-9331(94)90096-5
中图分类号：
TP3 [计算技术、计算机技术];
学科分类号：
0812 ;
摘要：
This paper describes systolic implementation schemes for Hopfield and Hamming nets using completely digital circuits. In the proposed architecture, input data are passed through the neurons on a time share basis, weights are stored in digital shift registers and no separate threshold detectors are used. The architecture provides massive parallelism, reprogrammability and can be expanded by cascading identical chips.
引用
收藏
页码：481 / 488
页数：8
相关论文
共 50 条
  • [1] ON THE SYSTOLIC IMPLEMENTATION OF ASSOCIATIVE MEMORY ARTIFICIAL NEURAL NETWORKS
    MARGARITIS, KG
    PARALLEL COMPUTING, 1995, 21 (05) : 825 - 840
  • [2] A SYSTOLIC ARRAY EXPLOITING THE INHERENT PARALLELISMS OF ARTIFICIAL NEURAL NETWORKS
    CHUNG, JH
    YOON, HS
    MAENG, SR
    MICROPROCESSING AND MICROPROGRAMMING, 1992, 33 (03): : 145 - 159
  • [3] Two-ring systolic array network for artificial neural networks
    Amin, H
    Curtis, KM
    Gill, BRH
    IEE PROCEEDINGS-CIRCUITS DEVICES AND SYSTEMS, 1999, 146 (05): : 225 - 230
  • [4] SYSTOLIC IMPLEMENTATION OF NEURAL NETWORKS
    ZUBAIR, M
    MADAN, BB
    PROCEEDINGS - IEEE INTERNATIONAL CONFERENCE ON COMPUTER DESIGN : VLSI IN COMPUTERS & PROCESSORS, 1989, : 479 - 482
  • [5] Systolic array for parallel execution of back-propagation artificial neural networks
    Park, KeeHyun
    Jang, Meungsook
    International Journal of Computers and Applications, 1999, 21 (03): : 79 - 83
  • [6] An instruction systolic array architecture for neural networks
    Kane, AJ
    Evans, DJ
    INTERNATIONAL JOURNAL OF COMPUTER MATHEMATICS, 1996, 61 (1-2) : 63 - 89
  • [7] A UNIFIED SYSTOLIC ARCHITECTURE FOR ARTIFICIAL NEURAL NETWORKS
    KUNG, SY
    HWANG, JN
    JOURNAL OF PARALLEL AND DISTRIBUTED COMPUTING, 1989, 6 (02) : 358 - 387
  • [8] TrIM, Triangular Input Movement Systolic Array for Convolutional Neural Networks: Architecture and Hardware Implementation
    Sestito, Cristian
    Agwa, Shady
    Prodromakis, Themis
    IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS I-REGULAR PAPERS, 2025,
  • [9] Implementation of artificial neural networks with optics
    Yu, FTS
    SELECTED PAPER FROM INTERNATIONAL CONFERENCE ON OPTICS AND OPTOELECTRONICS '98: SILVER JUBILEE SYMPOSIUM OF THE OPTICAL SOCIETY OF INDIA, 1999, 3729 : 2 - 6
  • [10] IMPLEMENTATION AND APPLICATIONS OF ARTIFICIAL NEURAL NETWORKS
    RAMAKRISHNAN, P
    BASU, A
    BHATKAR, VP
    ELECTRONICS INFORMATION & PLANNING, 1993, 20 (07): : 305 - 318
12345