Performance Analysis of High-kappa Material Gate Stack Based Nanoscale Junction Less Double Gate MOSFET

被引:6
|
作者
Dhiman, Gaurav [1 ]
Pourush, Rajeev [1 ]
Ghosh, P. K. [1 ]
机构
[1] Mody Univ Sci & Technol, Coll Engn & Technol, Dept Elect & Commun Engn, Sikar 332311, Rajasthan, India
关键词
Junction Less Double Gate (JL-DG) MOSFET; Gate Oxide Layer; Drain Current; Sub-Threshold Swing (SS); Threshold Voltage; DIBL; I-ON//I-OFF; Workfunction;
D O I
10.1166/mat.2018.1505
中图分类号
T [工业技术];
学科分类号
08 ;
摘要
In the recent past, the channel lengths for conventional single gate MOSFETs have reduced below 45 nm and gate oxide thickness have also reduced below 2 nm. Due to these factors, there are considerable improvements in performance and packing density. But as channel node is scaled down, short channel effects like threshold voltage roll-off, drain induced barrier lowering and sub-threshold swing come into picture and they have significant role in deciding the performance of the devices. Furthermore with device scaling in sub-nanoscale, the fabrication of MOSFETs with junctions has become very difficult. Researcher's recently have focused on new devices such as the junction less double gate (JL-DG) MOSFETs which are electrostatically far better than the conventional single gate MOSFETs. There is no stringent requirement of high concentration gradients in the junction less devices compared with conventional devices. Scaling of gate oxide layers led to reduction in the thickness to around 1 nm which results in large leakage currents. So replacement of silicon dioxide (SiO2) with material having higher dielectric constant (kappa) or 'high-kappa' gate oxides such as hafnium oxide (HfO2) and hafnium silicate (HfO4Si) is necessary. With recent advancements in deposition processes, HfO2 can be used as the oxide layer for MOSFET. This paper compares the design of junction less double gate MOSFETs with silicon dioxide and hafnium oxide as gate oxide layers at 22 nm technology. The work carried out on both the devices gives the comparative study for drain current, on current to off current ratio (I-ON/I-OFF), drain induced barrier lowering (DIBL), sub-threshold swing and transconductance. The effect of variation of the workfunction of metal gate on the parameters of devices is also studied. It is observed that JL-DG MOSFET with HfO2 oxide layer has better I-ON/I-OFF ratio, better DIBL and sub-threshold swing (SS) parameter.
引用
收藏
页码:259 / 267
页数:9
相关论文
共 50 条
  • [21] High performance nanoscale SOI MOSFET with enhanced gate control
    Bozorgi, S. Amir
    Orouji, Ali A.
    MICRO AND NANOSTRUCTURES, 2023, 175
  • [22] Reliability analysis of Junction-less Double Gate (JLDG) MOSFET for analog/RF circuits for high linearity applications
    Abhinav
    Rai, Sanjeev
    MICROELECTRONICS JOURNAL, 2017, 64 : 60 - 68
  • [23] A Holistic Approach on Junctionless Dual Material Double Gate (DMDG) MOSFET with High k Gate Stack for Low Power Digital Applications
    S. Darwin
    T. S. Arun Samuel
    Silicon, 2020, 12 : 393 - 403
  • [24] A Holistic Approach on Junctionless Dual Material Double Gate (DMDG) MOSFET with High k Gate Stack for Low Power Digital Applications
    Darwin, S.
    Arun Samuel, T. S.
    SILICON, 2020, 12 (02) : 393 - 403
  • [25] Dielectric Pocket (DP) Based Channel Region of the Junction-Less Dual Material Double Gate (JLDMDG) MOSFET for Enhanced Analog/RF Performance
    Kumar, Amrish
    Gupta, Abhinav
    Rai, Sanjeev
    ADVANCES IN VLSI, COMMUNICATION, AND SIGNAL PROCESSING, 2020, 587 : 597 - 604
  • [26] Nanoscale insulated shallow extension MOSFET with dual material gate for high performance analog operations
    Kaur, Ravneet
    Chaujar, Rishu
    Saxena, Manoj
    Gupta, R. S.
    PROCEEDINGS OF THE 2007 INTERNATIONAL WORKSHOP ON THE PHYSICS OF SEMICONDUCTOR DEVICES: IWPSD-2007, 2007, : 171 - +
  • [27] Subthreshold behavior models for nanoscale junctionless double-gate MOSFETs with dual-material gate stack
    Wang, Ping
    Zhuang, Yiqi
    Li, Cong
    Li, Yao
    Jiang, Zhi
    JAPANESE JOURNAL OF APPLIED PHYSICS, 2014, 53 (08)
  • [28] Dual gate material (Au and Pt) based double-gate MOSFET for high-speed devices
    Gowthaman, Naveenbalaji
    Srivastava, Viranjay M.
    TECNOLOGIA EN MARCHA, 2021, 34 (SP): : 10 - 15
  • [29] Analytical Modeling of the Surface Potential of Triple Material Symmetrical Gate Stack Double Gate (TMGS-DG) MOSFET
    Singh, Nidhi
    Tripathi, Shweta
    2014 RECENT ADVANCES AND INNOVATIONS IN ENGINEERING (ICRAIE), 2014,
  • [30] Design and Simulation of Nanoscale Double Gate MOSFET using high K Material and Ballistic Transport Method
    Suhag, Ashok Kumar
    Sharma, Rakesh
    MATERIALS TODAY-PROCEEDINGS, 2017, 4 (09) : 10412 - 10416