Performance Analysis of High-kappa Material Gate Stack Based Nanoscale Junction Less Double Gate MOSFET

被引:6
|
作者
Dhiman, Gaurav [1 ]
Pourush, Rajeev [1 ]
Ghosh, P. K. [1 ]
机构
[1] Mody Univ Sci & Technol, Coll Engn & Technol, Dept Elect & Commun Engn, Sikar 332311, Rajasthan, India
关键词
Junction Less Double Gate (JL-DG) MOSFET; Gate Oxide Layer; Drain Current; Sub-Threshold Swing (SS); Threshold Voltage; DIBL; I-ON//I-OFF; Workfunction;
D O I
10.1166/mat.2018.1505
中图分类号
T [工业技术];
学科分类号
08 ;
摘要
In the recent past, the channel lengths for conventional single gate MOSFETs have reduced below 45 nm and gate oxide thickness have also reduced below 2 nm. Due to these factors, there are considerable improvements in performance and packing density. But as channel node is scaled down, short channel effects like threshold voltage roll-off, drain induced barrier lowering and sub-threshold swing come into picture and they have significant role in deciding the performance of the devices. Furthermore with device scaling in sub-nanoscale, the fabrication of MOSFETs with junctions has become very difficult. Researcher's recently have focused on new devices such as the junction less double gate (JL-DG) MOSFETs which are electrostatically far better than the conventional single gate MOSFETs. There is no stringent requirement of high concentration gradients in the junction less devices compared with conventional devices. Scaling of gate oxide layers led to reduction in the thickness to around 1 nm which results in large leakage currents. So replacement of silicon dioxide (SiO2) with material having higher dielectric constant (kappa) or 'high-kappa' gate oxides such as hafnium oxide (HfO2) and hafnium silicate (HfO4Si) is necessary. With recent advancements in deposition processes, HfO2 can be used as the oxide layer for MOSFET. This paper compares the design of junction less double gate MOSFETs with silicon dioxide and hafnium oxide as gate oxide layers at 22 nm technology. The work carried out on both the devices gives the comparative study for drain current, on current to off current ratio (I-ON/I-OFF), drain induced barrier lowering (DIBL), sub-threshold swing and transconductance. The effect of variation of the workfunction of metal gate on the parameters of devices is also studied. It is observed that JL-DG MOSFET with HfO2 oxide layer has better I-ON/I-OFF ratio, better DIBL and sub-threshold swing (SS) parameter.
引用
收藏
页码:259 / 267
页数:9
相关论文
共 50 条
  • [31] A simple model of the nanoscale double gate MOSFET based on the flux method
    Hamid, HA
    Iñíguez, B
    Jiménez, D
    Marsal, LF
    Pallarès, J
    Physica Status Solidi C - Conferences and Critical Reviews, Vol 2, No 8, 2005, 2 (08): : 3086 - 3089
  • [32] Analysis of Barrier Layer Thickness on Performance of In1-xGax As Based Gate Stack Cylindrical Gate Nanowire MOSFET
    Sharma, Sanjeev Kumar
    Singh, Jeetendra
    Raj, Balwinder
    Khosla, Mamta
    JOURNAL OF NANOELECTRONICS AND OPTOELECTRONICS, 2018, 13 (10) : 1473 - 1477
  • [33] Performance Analysis of Gate Stack DG-MOSFET for Biosensor Applications
    Saradiya Kishor Parija
    Sanjit Kumar Swain
    Sudhansu Mohan Biswal
    Sarosij Adak
    Pradipta Dutta
    Silicon, 2022, 14 : 8371 - 8379
  • [34] Performance Analysis of Gate Stack DG-MOSFET for Biosensor Applications
    Parija, Saradiya Kishor
    Swain, Sanjit Kumar
    Biswal, Sudhansu Mohan
    Adak, Sarosij
    Dutta, Pradipta
    SILICON, 2022, 14 (14) : 8371 - 8379
  • [35] Threshold voltage modeling based comparative performance exploration of Junctionless and Junction-Based High-K gate stack Dual-Material Cylindrical Gate-All-Around Macaroni MOSFET
    Banerjee, Pritha
    Das, Jayoti
    MATERIALS SCIENCE AND ENGINEERING B-ADVANCED FUNCTIONAL SOLID-STATE MATERIALS, 2024, 303
  • [36] Performance Assessment of InGaN Double Gate Stack-Oxide MOSFET based Phosphine Gas Sensor: A Catalytic Metal Gate Approach
    Kumar, Ajay
    Sen, Dipanjan
    Sinha, Soumendu
    PROCEEDINGS OF 3RD IEEE CONFERENCE ON VLSI DEVICE, CIRCUIT AND SYSTEM (IEEE VLSI DCS 2022), 2022, : 24 - 27
  • [37] Capacitance Performance of Single Material Double Workfunction Gate(SMDWG) MOSFET
    Li, Junsheng
    Dai, Yuehua
    Chen, Junning
    Ke, Daoming
    2009 5TH INTERNATIONAL CONFERENCE ON WIRELESS COMMUNICATIONS, NETWORKING AND MOBILE COMPUTING, VOLS 1-8, 2009, : 2553 - 2556
  • [38] High performance selective buried double gate power MOSFET
    Nigar, Hafsa
    Loan, Sajad A.
    Alharbi, Abdullah G.
    SEMICONDUCTOR SCIENCE AND TECHNOLOGY, 2019, 34 (05)
  • [39] Performance Analysis and Improvement of Nanoscale Double Gate Junctionless Transistor based Inverter using high-K Gate Dielectrics
    Baidya, Achinta
    Lenka, T. R.
    Baishya, S.
    TENCON 2015 - 2015 IEEE REGION 10 CONFERENCE, 2015,
  • [40] Design and performance analysis of double-gate MOSFET over single-gate MOSFET for RF switch
    Srivastava, Viranjay M.
    Yadav, K. S.
    Singh, G.
    MICROELECTRONICS JOURNAL, 2011, 42 (03) : 527 - 534