Performance Analysis of High-kappa Material Gate Stack Based Nanoscale Junction Less Double Gate MOSFET

被引:6
|
作者
Dhiman, Gaurav [1 ]
Pourush, Rajeev [1 ]
Ghosh, P. K. [1 ]
机构
[1] Mody Univ Sci & Technol, Coll Engn & Technol, Dept Elect & Commun Engn, Sikar 332311, Rajasthan, India
关键词
Junction Less Double Gate (JL-DG) MOSFET; Gate Oxide Layer; Drain Current; Sub-Threshold Swing (SS); Threshold Voltage; DIBL; I-ON//I-OFF; Workfunction;
D O I
10.1166/mat.2018.1505
中图分类号
T [工业技术];
学科分类号
08 ;
摘要
In the recent past, the channel lengths for conventional single gate MOSFETs have reduced below 45 nm and gate oxide thickness have also reduced below 2 nm. Due to these factors, there are considerable improvements in performance and packing density. But as channel node is scaled down, short channel effects like threshold voltage roll-off, drain induced barrier lowering and sub-threshold swing come into picture and they have significant role in deciding the performance of the devices. Furthermore with device scaling in sub-nanoscale, the fabrication of MOSFETs with junctions has become very difficult. Researcher's recently have focused on new devices such as the junction less double gate (JL-DG) MOSFETs which are electrostatically far better than the conventional single gate MOSFETs. There is no stringent requirement of high concentration gradients in the junction less devices compared with conventional devices. Scaling of gate oxide layers led to reduction in the thickness to around 1 nm which results in large leakage currents. So replacement of silicon dioxide (SiO2) with material having higher dielectric constant (kappa) or 'high-kappa' gate oxides such as hafnium oxide (HfO2) and hafnium silicate (HfO4Si) is necessary. With recent advancements in deposition processes, HfO2 can be used as the oxide layer for MOSFET. This paper compares the design of junction less double gate MOSFETs with silicon dioxide and hafnium oxide as gate oxide layers at 22 nm technology. The work carried out on both the devices gives the comparative study for drain current, on current to off current ratio (I-ON/I-OFF), drain induced barrier lowering (DIBL), sub-threshold swing and transconductance. The effect of variation of the workfunction of metal gate on the parameters of devices is also studied. It is observed that JL-DG MOSFET with HfO2 oxide layer has better I-ON/I-OFF ratio, better DIBL and sub-threshold swing (SS) parameter.
引用
下载
收藏
页码:259 / 267
页数:9
相关论文
共 50 条
  • [1] Performance Analysis of Nanoscale Double Gate MOSFETs with High-κ Gate Stack
    Farzana, Esmat
    Chowdhury, Shuvro
    Ahmed, Rizvi
    Khan, M. Ziaur Rahman
    MECHANICAL AND AEROSPACE ENGINEERING, PTS 1-7, 2012, 110-116 : 1892 - 1899
  • [2] 3D modelling based comprehensive analysis of high-kappa gate stack graded channel dual material trigate MOSFET
    Shora, Aadil T.
    Khanday, Farooq A.
    JOURNAL OF SEMICONDUCTORS, 2018, 39 (12)
  • [3] Dual Material Gate Oxide Stack Symmetric Double Gate MOSFET: Improving Short Channel Effects of Nanoscale Double Gate MOSFET
    Razavi, Pedram
    Orouji, Ali A.
    BEC 2008: 2008 INTERNATIONAL BIENNIAL BALTIC ELECTRONICS CONFERENCE, PROCEEDINGS, 2008, : 83 - 86
  • [4] Effect of Gate Length on the ballistic performance of nanoscale InGaSb double gate MOSFET
    Islam, Muhammad Shaffatul
    Alam, Md Nur Kutubul
    Islam, Md Rafiqul
    2014 INTERNATIONAL CONFERENCE ON INFORMATICS, ELECTRONICS & VISION (ICIEV), 2014,
  • [5] Drain Current Modelling of Asymmetric Junctionless Dual Material Double Gate MOSFET with High K Gate Stack for Analog and RF Performance
    Basak, Arighna
    Sarkar, Angsuman
    SILICON, 2022, 14 (01) : 75 - 86
  • [6] Drain Current Modelling of Asymmetric Junctionless Dual Material Double Gate MOSFET with High K Gate Stack for Analog and RF Performance
    Arighna Basak
    Angsuman Sarkar
    Silicon, 2022, 14 : 75 - 86
  • [7] Thermal influence on performance characteristics of double gate MOSFET biosensors with gate stack configuration
    Das, Satish K.
    Biswal, Sudhansu M.
    Giri, Lalat Indu
    Swain, Dibyanshu
    DISCOVER APPLIED SCIENCES, 2024, 6 (09)
  • [8] Performance Analysis of a Front High-K Gate Stack Dual-Material Tri-gate SON MOSFET
    Banerjee, Pritha
    Sarkar, Anup
    Dash, Dinesh Kumar
    Sarkar, Subir Kumar
    ADVANCES IN COMMUNICATION, DEVICES AND NETWORKING, 2018, 462 : 69 - 77
  • [9] PERFORMANCE AND CHARACTERISTIC ANALYSIS OF DOUBLE GATE MOSFET OVER SINGLE GATE MOSFET
    Monisha, A.
    Rao, R. S. Suriavel
    2014 INTERNATIONAL CONFERENCE ON ELECTRONICS AND COMMUNICATION SYSTEMS (ICECS), 2014,
  • [10] Performance analysis of nanoscale double gate strained silicon MOSFET with high k dielectric layers
    Thriveni, G.
    Ghosh, Kaustab
    MATERIALS RESEARCH EXPRESS, 2019, 6 (08)