PIPELINING COMBINATIONAL CIRCUITS

被引:0
|
作者
Pottosin, Yu, V [1 ]
Kardash, S. N. [1 ]
机构
[1] NAS Belarus, United Inst Informat Problems, Minsk, BELARUS
来源
PRIKLADNAYA DISKRETNAYA MATEMATIKA | 2014年 / 23卷 / 01期
关键词
combinational circuit; pipelining; directed graph;
D O I
暂无
中图分类号
O29 [应用数学];
学科分类号
070104 ;
摘要
For a multilevel combinatorial circuit, the problem of increasing its performance is considered. The problem is to divide the circuit into a given number of cascades and to connect them via registers providing pipeline-wise development of incoming signals. The frequency of incoming signals is established in the process of dividing the circuit. This frequency must be as high as possible. To solve this problem a model based on the representation of the circuit in the form of a directed graph is used.
引用
收藏
页码:106 / 113
页数:8
相关论文
共 50 条
  • [21] ASYNCHRONOUS MULTIPLIERS AS COMBINATIONAL HANDSHAKE CIRCUITS
    HAANS, J
    VANBERKEL, K
    PEETERS, A
    SCHALIJ, F
    [J]. ASYNCHRONOUS DESIGN METHODOLOGIES, 1993, 28 : 149 - 163
  • [22] Combinational logic circuits with photonic devices
    Schiopu, P
    Degeratu, V
    Degeratu, S
    [J]. SIOEL '99: SIXTH SYMPOSIUM ON OPTOELECTRONICS, 2000, 4068 : 584 - 590
  • [23] COMBINATIONAL PROFILES OF SEQUENTIAL BENCHMARK CIRCUITS
    BRGLEZ, F
    BRYAN, D
    KOZMINSKI, K
    [J]. 1989 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOLS 1-3, 1989, : 1929 - 1934
  • [24] Designing combinational circuits with list homomorphisms
    Dosch, Walter
    [J]. JOURNAL OF COMPUTATIONAL METHODS IN SCIENCES AND ENGINEERING, 2005, 5 (01) : S27 - S43
  • [25] Combinational Fault Simulation in Sequential Circuits
    Ubar, Raimund
    Kousaar, Jaak
    Gorev, Maksim
    Devadze, Sergei
    [J]. 2015 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS (ISCAS), 2015, : 2876 - 2879
  • [26] Analysis of combinational cycles in sequential circuits
    Shiple, TR
    Singhal, V
    Brayton, RK
    SangiovanniVincentelli, AL
    [J]. ISCAS 96: 1996 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS - CIRCUITS AND SYSTEMS CONNECTING THE WORLD, VOL 4, 1996, : 592 - 595
  • [27] Theorems for Fault Collapsing in Combinational Circuits
    Audhild Vaaje
    [J]. Journal of Electronic Testing, 2006, 22 : 23 - 36
  • [28] Removing multiple redundancies in combinational circuits
    Chang, SC
    Cheng, DI
    Yeh, CW
    [J]. IEE PROCEEDINGS-COMPUTERS AND DIGITAL TECHNIQUES, 2002, 149 (01): : 1 - 8
  • [29] Fast hazard detection in combinational circuits
    Jeong, C
    Nowick, SM
    [J]. 41ST DESIGN AUTOMATION CONFERENCE, PROCEEDINGS 2004, 2004, : 592 - 595
  • [30] Hybrid Encoded QDI Combinational Circuits
    Cheng, Fu-Chiung
    Peng, An-Hao
    Lin, Xiao-Li
    Huang, Shu-Chuan
    [J]. 2015 IEEE 13TH INTERNATIONAL NEW CIRCUITS AND SYSTEMS CONFERENCE (NEWCAS), 2015,