共 50 条
- [21] ASYNCHRONOUS MULTIPLIERS AS COMBINATIONAL HANDSHAKE CIRCUITS [J]. ASYNCHRONOUS DESIGN METHODOLOGIES, 1993, 28 : 149 - 163
- [22] Combinational logic circuits with photonic devices [J]. SIOEL '99: SIXTH SYMPOSIUM ON OPTOELECTRONICS, 2000, 4068 : 584 - 590
- [23] COMBINATIONAL PROFILES OF SEQUENTIAL BENCHMARK CIRCUITS [J]. 1989 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOLS 1-3, 1989, : 1929 - 1934
- [25] Combinational Fault Simulation in Sequential Circuits [J]. 2015 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS (ISCAS), 2015, : 2876 - 2879
- [26] Analysis of combinational cycles in sequential circuits [J]. ISCAS 96: 1996 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS - CIRCUITS AND SYSTEMS CONNECTING THE WORLD, VOL 4, 1996, : 592 - 595
- [27] Theorems for Fault Collapsing in Combinational Circuits [J]. Journal of Electronic Testing, 2006, 22 : 23 - 36
- [28] Removing multiple redundancies in combinational circuits [J]. IEE PROCEEDINGS-COMPUTERS AND DIGITAL TECHNIQUES, 2002, 149 (01): : 1 - 8
- [29] Fast hazard detection in combinational circuits [J]. 41ST DESIGN AUTOMATION CONFERENCE, PROCEEDINGS 2004, 2004, : 592 - 595
- [30] Hybrid Encoded QDI Combinational Circuits [J]. 2015 IEEE 13TH INTERNATIONAL NEW CIRCUITS AND SYSTEMS CONFERENCE (NEWCAS), 2015,