PIPELINING COMBINATIONAL CIRCUITS

被引：0
|
作者：
Pottosin, Yu, V [1 ]
Kardash, S. N. [1 ]
机构：
[1] NAS Belarus, United Inst Informat Problems, Minsk, BELARUS
来源：
PRIKLADNAYA DISKRETNAYA MATEMATIKA | 2014年 / 23卷 / 01期
关键词：
combinational circuit; pipelining; directed graph;
D O I：
暂无
中图分类号：
O29 [应用数学];
学科分类号：
070104 ;
摘要：
For a multilevel combinatorial circuit, the problem of increasing its performance is considered. The problem is to divide the circuit into a given number of cascades and to connect them via registers providing pipeline-wise development of incoming signals. The frequency of incoming signals is established in the process of dividing the circuit. This frequency must be as high as possible. To solve this problem a model based on the representation of the circuit in the form of a directed graph is used.
引用
收藏
页码：106 / 113
页数：8
相关论文
共 50 条
  • [1] Power-Aware Automated Pipelining of Combinational Circuits
    Talukdar, Priyankar
    [J]. JOURNAL OF LOW POWER ELECTRONICS, 2015, 11 (03) : 413 - 425
  • [2] Power-aware automated pipelining of combinational circuits
    Talukdar, Priyankar
    [J]. 2014 FIFTH INTERNATIONAL SYMPOSIUM ON ELECTRONIC SYSTEM DESIGN (ISED), 2014, : 156 - 160
  • [3] POWER-AWARE AUTOMATED HYBRID PIPELINING OF COMBINATIONAL CIRCUITS
    Talukdar, Priyankar
    [J]. 2015 IEEE INTERNATIONAL CONFERENCE ON SIGNAL PROCESSING, INFORMATICS, COMMUNICATION AND ENERGY SYSTEMS (SPICES), 2015,
  • [4] Designing NULL convention combinational circuits to fully utilize gate-level pipelining for maximum throughput
    Smith, SC
    [J]. ESA'04 & VLSI'04, PROCEEDINGS, 2004, : 407 - 412
  • [5] Seamless Pipelining of DSP Circuits
    Meher, Pramod Kumar
    [J]. CIRCUITS SYSTEMS AND SIGNAL PROCESSING, 2016, 35 (04) : 1147 - 1162
  • [6] Wave Pipelining in DSFQ Circuits
    Krylov, Gleb
    Friedman, Eby G.
    [J]. IEEE TRANSACTIONS ON APPLIED SUPERCONDUCTIVITY, 2022, 32 (08)
  • [7] Seamless Pipelining of DSP Circuits
    Pramod Kumar Meher
    [J]. Circuits, Systems, and Signal Processing, 2016, 35 : 1147 - 1162
  • [8] Pipelining sequential circuits with wave steering
    Macchiarulo, L
    Shu, SM
    Marek-Sadowska, M
    [J]. IEEE TRANSACTIONS ON COMPUTERS, 2004, 53 (09) : 1205 - 1210
  • [9] Solving satisfiability in combinational circuits
    Marques-Silva, J
    Silva, LGE
    [J]. IEEE DESIGN & TEST OF COMPUTERS, 2003, 20 (04): : 16 - 21
  • [10] SKETCHILOG: Sketching Combinational Circuits
    Becker, Andrew
    Novo, David
    Ienne, Paolo
    [J]. 2014 DESIGN, AUTOMATION AND TEST IN EUROPE CONFERENCE AND EXHIBITION (DATE), 2014,
12345