Solving satisfiability in combinational circuits

被引：3
|
作者：
Marques-Silva, J [1 ]
Silva, LGE [1 ]
机构：
[1] Univ Tecn Lisboa, Dept Informat Syst & Comp Sci, P-1100 Lisbon, Portugal
来源：
IEEE DESIGN & TEST OF COMPUTERS | 2003年 / 20卷 / 04期
关键词：
D O I：
10.1109/MDT.2003.1214348
中图分类号：
TP3 [计算技术、计算机技术];
学科分类号：
0812 ;
摘要：
引用
收藏
页码：16 / 21
页数：6
相关论文
共 50 条
  • [1] Algorithms for solving Boolean Satisfiability in combinational circuits
    Silva, LGE
    Silveira, LM
    Marques-Silva, J
    [J]. DESIGN, AUTOMATION AND TEST IN EUROPE CONFERENCE AND EXHIBITION 1999, PROCEEDINGS, 1999, : 526 - 530
  • [2] Parallel test generation for combinational circuits based on Boolean satisfiability
    Sun, YZ
    Wei, DZ
    [J]. NINTH ANNUAL IEEE INTERNATIONAL ASIC CONFERENCE AND EXHIBIT, PROCEEDINGS, 1996, : 267 - 270
  • [3] Analysis of SEU Propagation in Combinational Circuits at RTL Based on Satisfiability Modulo Theories
    Kazma, Ghaith
    Hamad, Ghaith Bany
    Mohamed, Otmane Ait
    Savaria, Yvon
    [J]. PROCEEDINGS OF THE GREAT LAKES SYMPOSIUM ON VLSI 2017 (GLSVLSI' 17), 2017, : 239 - 244
  • [4] A satisfiability-based test generator for path delay faults in combinational circuits
    Chen, CA
    Gupta, SK
    [J]. 33RD DESIGN AUTOMATION CONFERENCE, PROCEEDINGS 1996, 1996, : 209 - 214
  • [5] Satisfiability Solving Meets Evolutionary Optimisation in Designing Approximate Circuits
    Ceska, Milan
    Matyas, Jiri
    Mrazek, Vojtech
    Vojnar, Tomas
    [J]. THEORY AND APPLICATIONS OF SATISFIABILITY TESTING, SAT 2020, 2020, 12178 : 481 - 491
  • [6] Combinational test generation using satisfiability
    Stephan, P
    Brayton, RK
    SangiovanniVincentelli, AL
    [J]. IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 1996, 15 (09) : 1167 - 1176
  • [7] SATISFIABILITY IN MULTIVALUED CIRCUITS
    Idziak, Pawel M.
    Krzaczkowski, Jacek
    [J]. SIAM JOURNAL ON COMPUTING, 2022, 51 (03) : 337 - 378
  • [8] Solving incremental satisfiability
    Mouhoub, Malek
    Sadaoui, Samira
    [J]. INTERNATIONAL JOURNAL ON ARTIFICIAL INTELLIGENCE TOOLS, 2007, 16 (01) : 139 - 147
  • [9] PIPELINING COMBINATIONAL CIRCUITS
    Pottosin, Yu, V
    Kardash, S. N.
    [J]. PRIKLADNAYA DISKRETNAYA MATEMATIKA, 2014, 23 (01): : 106 - 113
  • [10] DETECTION OF SUSPECTED FAULTS IN COMBINATIONAL-CIRCUITS BY SOLVING BOOLEAN DIFFERENTIAL-EQUATIONS
    UBAR, RR
    [J]. AUTOMATION AND REMOTE CONTROL, 1979, 40 (11) : 1693 - 1703
12345