INTRINSIC JITTER OF POSITIVE ZERO NEGATIVE JUSTIFICATION SYSTEMS USING DIGITAL CLOCK RECOVERY

被引：0
|
作者：
KUHNE, F
KAMP, N
机构：
来源：
FREQUENZ | 1979年 / 33卷 / 12期
关键词：
D O I：
暂无
中图分类号：
TM [电工技术]; TN [电子技术、通信技术];
学科分类号：
0808 ; 0809 ;
摘要：
引用
收藏
页码：352 / 356
页数：5
相关论文
共 50 条
  • [31] FFT-Based Digital Clock Recovery for Coherent Transmission Systems with Multilevel Modulation Formats
    Louchet, Hadrien
    Kuzmin, Konstantin
    Richter, Andre
    2009 35TH EUROPEAN CONFERENCE ON OPTICAL COMMUNICATION (ECOC), 2009,
  • [32] Behavioral test benches for digital clock and data recovery circuits using Verilog-A
    Ahmed, SI
    Orthner, K
    Kwasniewski, TA
    CICC: PROCEEDINGS OF THE IEEE 2005 CUSTOM INTEGRATED CIRCUITS CONFERENCE, 2005, : 297 - 300
  • [33] A 35-to-46-Gb/s ultra-low jitter clock and data recovery circuit for optical fiber transmission systems
    Noguchi, Hidemi
    Hosoya, Kenichi
    Ohhira, Risato
    Uchida, Hiroaki
    Noda, Arihide
    Yoshida, Nobuhide
    Wada, Shigeki
    IEEE COMPOUND SEMICONDUCTOR INTEGRATED CIRCUIT SYMPOSIUM - 2007 IEEE CSIC SYMPOSIUM, TECHNOLOGY DIGEST, 2007, : 173 - +
  • [34] Analysis and Dimensioning of Fully Digital Clock Recovery for 112 Gb/s Coherent Polmux QPSK Systems
    Zibar, Darko
    Bianciotto, Alessandro
    Wang, Zhe
    Napoli, Antonio
    Spinnler, Bernhard
    2009 35TH EUROPEAN CONFERENCE ON OPTICAL COMMUNICATION (ECOC), 2009,
  • [35] Clock multiplier using digital CMOS standard cells for high-speed digital communication systems
    Lee, YK
    Choi, SS
    Kim, SG
    Lee, JA
    Kim, KS
    ELECTRONICS LETTERS, 1999, 35 (24) : 2073 - 2074
  • [36] METHOD OF EFFECTIVE JITTER COMPENSATION IN DIGITAL MESSAGE TRANSMISSION-SYSTEMS USING ORTHOGONAL SIGNALS
    GIRSHOV, VS
    DOGADOV, AA
    IVANOV, VI
    KOROBKOV, DL
    TELECOMMUNICATIONS AND RADIO ENGINEERING, 1991, 46 (01) : 33 - 37
  • [37] Continuous-Time ΔΣ Modulators With Improved Linearity and Reduced Clock Jitter Sensitivity Using the Switched-Capacitor Return-to-Zero DAC
    Nandi, Timir
    Boominathan, Karthikeya
    Pavan, Shanthi
    IEEE JOURNAL OF SOLID-STATE CIRCUITS, 2013, 48 (08) : 1795 - 1805
  • [38] SAW FILTER REQUIREMENTS FOR CLOCK RECOVERY IN DIGITAL LONG-HAUL OPTICAL FIBER COMMUNICATION-SYSTEMS
    ROSENBERG, RL
    ROSS, DG
    TRISCHITTA, PR
    IEEE TRANSACTIONS ON SONICS AND ULTRASONICS, 1982, 29 (03): : 190 - 191
  • [39] An All-Digital Dual-Mode Clock and Data Recovery Circuit for Human Body Communication Systems
    Heo, Yoon
    Lee, Won-Young
    ELECTRONICS, 2024, 13 (23):
  • [40] Modeling of Positive, Negative and Zero Rate Sensitivity by Using the Viscoplasticity Theory Based on Overstress (VBO)
    Kwangsoo Ho
    Erhard Krempl
    Mechanics of Time-Dependent Materials, 2000, 4 : 21 - 42
12345