APPLICATION OF THE BACK GATE IN MOS WEAK INVERSION TRANSLINEAR CIRCUITS

被引:22
|
作者
MULDER, J
VANDERWOERD, AC
SERDIJN, WA
VANROERMUND, AHM
机构
[1] Electronics Research Laboratory, Department of Electrical Engineering, Technical University of Delft
关键词
D O I
10.1109/81.477207
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
Though the MOS transistor is a four-terminal device, it is most often used as a three-terminal device. Therefore, a large number of possible MOS circuits are overlooked. In this brief, the four-terminal point of view is elaborated with respect to MOS weak inversion translinear circuits, a class of circuits naturally very suitable for low-voltage and low-power applications. Some new circuits are described which sometimes are more suitable for low-voltage applications than bipolar translinear networks performing the same function. It is also shown that, using the back gate, translinear networks can be derived which cannot be realized with bipolar transistors. These network topologies increase the possibilities offered bg translinear technology. As an example, measurement results of a low input-voltage current mirror and a sin(x)circuit are shown.
引用
收藏
页码:958 / 962
页数:5
相关论文
共 50 条
  • [21] MEASUREMENT OF MOS CURRENT MISMATCH IN THE WEAK INVERSION REGION
    FORTI, F
    WRIGHT, ME
    IEEE JOURNAL OF SOLID-STATE CIRCUITS, 1994, 29 (02) : 138 - 142
  • [22] WEAK INVERSION CHARGE INJECTION IN ANALOG MOS SWITCHES
    CHEN, MJ
    GU, YB
    WU, T
    HSU, PC
    LIU, TH
    IEEE JOURNAL OF SOLID-STATE CIRCUITS, 1995, 30 (05) : 604 - 606
  • [23] Charged based MOS transistor modeling in weak inversion
    Bhatti, Tarakeen. M.
    Bhatti, F. A.
    2008 IEEE INTERNATIONAL CONFERENCE ON ELECTRO/INFORMATION TECHNOLOGY, 2008, : 294 - 299
  • [24] Novel high-precision current-mode circuits based on the MOS-translinear principle
    Menekay, S.
    Tarcan, Riza Can
    Kuntman, Hakan
    AEU-INTERNATIONAL JOURNAL OF ELECTRONICS AND COMMUNICATIONS, 2009, 63 (11) : 992 - 997
  • [25] DC characteristic simulation for floating gate neuron MOS circuits
    Ochiai, T
    Hatano, H
    ELECTRONICS LETTERS, 1999, 35 (18) : 1505 - 1507
  • [26] DC characteristic simulation for floating gate neuron MOS circuits
    Grad. Sch. of Science and Technology, Shizuoka Inst. of Sci. and Technol., 2200-2 Toyosawa, Fukuroi-city, 437-8555, Japan
    Electron. Lett., 18 (1505-1507):
  • [27] WHITE NOISE OF MOS-TRANSISTORS OPERATING IN WEAK INVERSION
    REIMBOLD, G
    GENTIL, P
    IEEE TRANSACTIONS ON ELECTRON DEVICES, 1982, 29 (11) : 1722 - 1725
  • [28] A graphical model of a MOS differential pair in strong and weak inversion
    Khachab, NI
    ICM 2002: 14TH INTERNATIONAL CONFERENCE ON MICROELECTRONICS, 2002, : 71 - 74
  • [29] Input Offset Estimation of CMOS Integrated Circuits in Weak Inversion
    Akbari, Meysam
    Hashemipour, Omid
    Moradi, Farshad
    IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, 2018, 26 (09) : 1812 - 1816
  • [30] Application of look-up table approach to high-K gate dielectric MOS transistor circuits
    Kumar, DV
    Mohapatra, NR
    Patil, MB
    Rao, VR
    16TH INTERNATIONAL CONFERENCE ON VLSI DESIGN, PROCEEDINGS, 2003, : 128 - 133