共 50 条
- [31] TECHNOLOGY AND LAYOUT-RELATED TESTING OF STATIC RANDOM-ACCESS MEMORIES [J]. JOURNAL OF ELECTRONIC TESTING-THEORY AND APPLICATIONS, 1994, 5 (04): : 347 - 365
- [33] On-line Testing of Coexistent Stuck-at and Open Faults in NoC Interconnects [J]. PROCEEDINGS OF THE 2016 IEEE REGION 10 CONFERENCE (TENCON), 2016, : 157 - 162
- [34] Pseudo-exhaustive Testing of Sequential Circuits for Multiple Stuck-at Faults [J]. PROCEEDINGS OF 2016 IEEE EAST-WEST DESIGN & TEST SYMPOSIUM (EWDTS), 2016,
- [35] Testing Multiple Stuck-at Faults of ROBDD Based Combinational Circuit Design [J]. 2017 18TH IEEE LATIN AMERICAN TEST SYMPOSIUM (LATS 2017), 2017,
- [36] Neural network model for testing stuck-at and delay faults in digital circuit [J]. 17TH INTERNATIONAL CONFERENCE ON VLSI DESIGN, PROCEEDINGS: DESIGN METHODOLOGIES FOR THE GIGASCALE ERA, 2004, : 499 - 504
- [37] LINEAR SUM CODES FOR RANDOM-ACCESS MEMORIES [J]. IEEE TRANSACTIONS ON COMPUTERS, 1988, 37 (09) : 1030 - 1042
- [38] Halide perovskites for resistive random-access memories [J]. JOURNAL OF MATERIALS CHEMISTRY C, 2019, 7 (18) : 5226 - 5234
- [40] LOCALIZATION OF FAULTS IN RANDOM-ACCESS MEMORY DEVICES [J]. AVTOMATIKA I VYCHISLITELNAYA TEKHNIKA, 1980, (02): : 61 - 65